Statistical timing analysis with coupling

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 25, Issue 12, 2006, Pages 2965-2974

  Sinha, Debjit ^a,b   Zhou, Hai ^a,b  

^a IEEE   (United States)

^b NORTHWESTERN UNIVERSITY   (United States)

Author keywords

Coupling; Fixpoint computation; Statistical timing analysis; Variability; Very large scale integration (VLSI)

Indexed keywords

FIXPOINT COMPUTATION; GAUSSIAN DISTRIBUTION; STATISTICAL TIMERS; STATISTICAL TIMING ANALYSIS;

COMPUTATIONAL METHODS; COMPUTER SIMULATION; CONVERGENCE OF NUMERICAL METHODS; ITERATIVE METHODS; TIME SERIES ANALYSIS; VLSI CIRCUITS;

COUPLED CIRCUITS;

EID: 33845624686     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2006.882482     Document Type: Article

References (26)

1. D. Sinha and H. Zhou, "A unified framework for statistical timing analysis with coupling and multiple input switching," in Proc. Int. Conf. Comput.-Aided Des., 2005, pp. 837-843.
2. S. C. Wong, G. Y. Lee, and D. J. Ma, "Modeling of interconnect capacitance, delay and crosstalk in VLSI," IEEE Trans. Semicond. Manuf., vol. 13, no. 1, pp. 108-111, Feb. 2000.
3. S. I. Association, National technology roadmap for semiconductors, 1999.
4. R. Arunachalam, K. Rajagopal, and L. T. Pileggi, "Taco: Timing analysis with coupling," in Proc. Des. Autom. Conf., 2000, pp. 266-269.
5. A. Agarwal, F. Dartu, and D. Blaauw, "Statistical gate delay model considering multiple input switching," in Proc. Des. Autom. Conf., 2004, pp. 658-663.
6. A. Devgan and C. Kashyap, "Block-based static timing analysis with uncertainty," in Proc. Int. Conf. Comput.-Aided Des., 2003, pp. 607-614.
7. A. Agarwal, D. Blaauw, and V. Zolotov, "Statistical timing analysis for intra-die process variations with spatial correlations," in Proc. Int. Conf. Comput.-Aided Des., 2003, pp. 900-907.
8. H. Chang and S. S. Sapatnekar, "Statistical timing analysis considering spatial correlations using a single PERT-like traversal," in Proc. Int. Conf. Comput.-Aided Des., 2003, pp. 621-625.
9. C. Visweswariah, K. Ravindran, K. Kalafala, S. G. Walker, and S. Narayan, "First-order incremental block-based statistical timing analysis," in Proc. Des. Autom. Conf., 2004, pp. 331-336.
10. A. B. Kahng, S. Muddu, and E. Sarto, "On switch factor based analysis of coupled RC interconnects," in Proc. Des. Autom. Conf., 2000, pp. 79-84.
11. P. Chen, D. A. Kirkpatrick, and K. Keutzer, "Miller factor for gate-level coupling delay calculation," in Proc. Int. Conf. Comput.-Aided Des., 2000, pp. 68-74.
12. P. D. Gross, R. Arunachalam, K. Rajagopal, and L. T. Pileggi, "Determination of worst-case aggressor alignment for delay calculation," in Proc. Int. Conf. Comput.-Aided Des., 1998, pp. 212-219.
13. F. Dartu and L. T. Pileggi, "Calculating worst-case gate delays due to dominant capacitance coupling," in Proc. Des. Autom. Conf., 1997, pp. 46-51.
14. S. S. Sapatnekar, "A timing model incorporating the effect of crosstalk on delay and its application to optimal channel routing," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 19, no. 5, pp. 550-559, May 2000.
15. H. Zhou, "Timing analysis with crosstalk is a flxpoint on a complete lattice," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 22, no. 9, pp. 1261-1269, Sep. 2003.
16. J. Le, X. Li, and L. Pileggi, "STAG: Statistical timing with correlation," in Proc. Des. Autom. Conf., 2004, pp. 343-348.
17. V. Chandramouli and K. A. Sakallah, "Modeling the effects of input transition on gate propagation delay and transition time," in Proc. Des. Autom. Conf., 1996, pp. 617-621.
18. F. Dartu, K. Killpack, C. Amin, and N. Menezes, "Evaluating the factors influencing timing accuracy," presented at the ACM Int. Workshop Timing Issues Specification and Synthesis Digit. Syst., 2005.
19. F. Brglez and H. Fujiwara, "A neutral netlist of 10 combinatorial benchmark circuits," in Proc. Int. Symp. Circuits and Syst., 1985, pp. 695-698.
20. B. A. Davey and H. A. Priestley, Introduction to Lattices and Order. Cambridge, U.K.: Cambridge Univ. Press, 1990.
21. A. Agarwal, D. Blaauw, V. Zolotov, and S. Vrudhula, "Statistical timing analysis using bounds and selective enumeration," in Proc. ACM Int. Workshop Timing Issues Specification and Synthesis Digit, Syst., 2002, pp. 29-36.
22. A. Agarwal, K. Chopra, D. Blaauw, and V. Zolotov, "Statistical timing based optimization using gate sizing," presented at the ACM Int. Workshop Timing Issues Specification and Synthesis Digit. Syst., 2005.
23. B. Wu, J. Zhu, and F. N. Najm, "Dynamic range estimation for nonlinear systems," in Proc. Int. Conf. Comput.-Aided Des., 2004, pp. 660-667.
24. G. Grimmett and D. Stirzaker, Probability and random processes. London, U.K.: Oxford Univ. Press, 2002.
25. C. F. Fang, R. A. Rutenbar, and T. Chen, "Fast, accurate static analysis for fixed-point finite-precision effects in DSP designs," in Proc. Int. Conf. Comput.-Aided Des., 2003, pp. 275-282.
26. D. Sinha, N. V. Shenoy, and H. Zhou, "Statistical gate sizing for timing yield optimization," in Proc. Int. Conf. Comput.-Aided Des., 2005, pp. 1037-1041.