Design and test of an optoelectronic-VLSI chip with 540-element receiver-transmitter arrays using differential optical signaling

IEEE Journal on Selected Topics in Quantum Electronics

Volumn 9, Issue 2, 2003, Pages 361-379

  Venditti, Michael B ^a   Laprise, Emmanuelle ^a   Faucher, Julien ^a,b   Laprise, Pierre Olivier ^a,b   Lugo, J Eduardo A ^a,b   Plant, David V ^a,b  

^a MCGILL UNIVERSITY   (Canada)

^b PMC Sierra Ltd Burnaby   (Canada)

Author keywords

Application specific integrated circuits; Differential optical signaling; Driver circuits; Mixed analog digital integrated circuits; Optical interconnections; Optical receivers; Optical transmitters; Optoelectronic very large scale integration (OE VLSI); Very large scale integration (VLSI)

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; OPTICAL INTERCONNECTS; OPTOELECTRONIC DEVICES; SIGNAL RECEIVERS; TRANSMITTERS;

DIFFERENTIAL OPTICAL SIGNALING; DRIVER CIRCUITS; MIXED ANALOG-DIGITAL INTEGRATED CIRCUITS; OPTICAL RECEIVERS; OPTICAL TRANSMITTERS;

VLSI CIRCUITS;

EID: 0242493167     PISSN: 1077260X     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSTQE.2003.812512     Document Type: Article

References (49)

1. The National Technology Roadmap for Semiconductors - Technology Needs, Semiconductor Industry Association, 1997.
2. N. M. Jokerst and A. L. Lentine, Eds., IEEE J. Select. Topics Quantum Electron., Apr. 1996, vol. 2, pp. 3-148.
3. N. M. Jokerst, R. Beats, and K. Kobayashi, Eds., IEEE J. Select. Topics Quantum Electron., Mar./Apr. 1999, vol. 5, pp. 143-398.
4. Y. Li, E. Towe, and M. Haney, Eds., Proc. IEEE, June 2000, vol. 88, pp. 723-878.
5. A. V. Krishnamoorthy and D. A. B. Miller, "Scaling optoelectronic-VLSI circuits into the 21st century: A technology roadmap," IEEE J. Select. Topics Quantum Electron., vol. 2, pp. 55-76, Apr. 1996.
6. D. Mathine, "The integration of III-V optoelectronics with silicon circuitry," IEEE J. Select. Topics Quantum Electron., vol. 3, pp. 952-959, June 1997.
7. A. V. Krishamoorthy and K. W. Goossen, "Optoelectronic-VLSI: Photonics integrated with VLSI circuits," IEEE J. Select. Topics Quantum Electron., vol. 4, pp. 899-912, Nov./Dec. 1998.
8. A. V. Krishnamoorthy, L. M. F. Chirovsky, W. S. Hobson, R. E. Leibenguth, S. P. Hui, G. J. Zydzik, K. W. Goossen, J. D. Wynn, B. J. Tseng, J. Lopata, J. A. Walker, J. E. Cunningham, and L. A. D'Asaro, "Vertical cavity surface emitting lasers flip-chip bonded to gigabit/s CMOS circuits," IEEE Photon. Technol. Lett., vol. 11, pp. 128-130, Jan. 1999.
9. D. V. Plant, M. B. Venditti, E. Laprise, J. Faucher, K. Razavi, M. Chateauneuf, A. G. Kirk, and J. S. Ahearn, "256 channel bidirectional optical interconnect using VCSELs and photodiodes on CMOS," J. Lightwave Technol., vol. 19, pp. 1093-1103, Aug. 2001.
10. A. C. Walker, M. P. Y. Desmulliez, M. G. Forbes, S. J. Fancey, G. S. Butler, M. R. Taghizadeh, J. A. B. Dines, C. R. Stanley, G. Pennelli, A. R. Boyd, P. Horan, D. Byrne, J. Hegarty, S. Eitel, H.-P. Gauggel, K.-H. Gulden, A. Gauthier, P. Benabes, J.-L. Gutzwiller, and M. Goetz, "Design and construction of an optoelectronic crossbar switch containing a terabit per second free-space optical interconnect," IEEE J. Select. Topics Quantum Electron., vol. 5, pp. 236-249, Mar./Apr. 1999.
11. A. L. Lentine, K. W. Goossen, J. A. Walker, J. E. Cunningham, W. Y. Jan, T. K. Woodward, A. V. Krishnamoorthy, B. J. Tseng, S. P. Hui, R. E. Leibenguth, L. M. F. Chirovsky, R. A. Novotny, D. B. Buchholz, and R. L. Morrison, "Optoelectronic VLSI switching chip with greater than 1 Tbit/s potential optical I/O bandwidth," Electron. Lett., vol. 33, pp. 894-895, May 1997.
12. A. L. Lentine, K. W. Goossen, J. A. Walker, L. M. F. Chirovsky, L. A. D'Asaro, S. P. Hui, B. J. Tseng, R. E. Leibenguth, J. E. Cunningham, W. Y. Jan, J.-M. Kuo, D. W. Dahringer, D. P. Kossives, D. D. Bacon, G. Livescu, R.L. Morrison, R. A. Novotny, and D. B. Buccholz, "High-speed optoelectronic VLSI switching chip with >4000 optical I/O based on flip-chip bonding of MQW modulators and detectors to silicon CMOS," IEEE J. Select. Topics Quantum Electron., vol. 2, pp. 77-84, Apr. 1996.
13. A. V. Krishnamoorthy, J. E. Ford, F. E. Kiamilev, R. G. Rozier, S. Hunsche, K. W. Goosen, B. Tseng, J. A. Walker, J. E. Cunningham, W. Y. Jan, and M. C. Nuss, "The AMOEBA switch: An optoelectronic switch for multiprocessor networking using dense-WDM," IEEE J. Select Topics Quantum Electron., vol. 5, pp. 261-275, Mar./Apr. 1999.
14. A. G. Kirk, D. V. Plant, T. H. Szymanski, Z. G. Vranesic, F. A. P. Tooley, D. R. Rolston, M. H. Ayliffe, F. K. Lacroix, B. Robertson, E. Bernier, and D. F. Brosseau, "Design and implementation of a modulator-based free-space optical backplane for multiprocessor applications," Appl. Opt., 2003, to be published.
15. C.-S. Li, H. S. Stone, Y. Kwark, and C. M. Olsen, "Fully differential optical interconnections for high-speed digital systems," IEEE Trans. VLSI Syst., vol. 1, pp. 151-163, June 1993.
16. M. Govindarajan, S. Siala, and R. N. Nottenburg, "Optical receiver systems for high speed parallel digital data links," J. Lightwave Technol., vol. 13, pp. 1555-1565, July 1995.
17. M. B. Venditti and D. V. Plant, "Receiver operational yield in optoelectronic-VLSI applications," Proc. SPIE, vol. 4788, pp. 39-49, 2002.
18. ____ "On the design of large receiver and transmitter arrays for OE-VLSI applications," J. Lightwave Technol., submitted for publication.
19. M. B. Venditti, J. Faucher, and D. V. Plant, "Switching noise considerations in the design of OE-VLSI transmitter and receiver circuits," in Proc. Opt. Computing Conf., Apr. 2002, pp. 267-269.
20. D. R. Rolston, D. V. Plant, T. H. Szymanski, H. S. Hinton, W. S. Hsiao, M. H. Ayliffe, D. Kabal, M. B. Venditti, A. V. Krishnamoorthy, K. W. Goossen, J. A. Walker, B. Tseng, S. P. Hui, J. C. Cunningham, and W. Y. Jan, "A hybrid-SEED smart pixel array for a four-stage intelligent optical backplane demonstrator," IEEE J. Select. Topics Quantum Electron., vol. 2, pp. 97-105, Apr. 1996.
21. M. W. Haney, M. P. Christensen, P. Milojkovic, G. J. Fokken, M. Vickberg, B. K. Gilbert, J. Rieve, J. Ekman, P. Chandramani, and F. E. Kiamilev, "Description and evaluation of the FAST-Net smart pixel-based optical interconnection prototype," Proc. IEEE, vol. 88, pp. 819-828, June 2000.
22. C. B. Kuznia, J.-M. Wu, C.-H. Chen, B. Hoanca, L. Cheng, A. G. Weber, and A. A. Sawchuk, "Two-dimensional parallel pipeline smart pixel array cellular logic (SPARCL) processors-chip design and system implementation," IEEE J. Select. Topics Quantum Electron., vol. 5, pp. 376-386l, Mar./Apr. 1999.
23. D. Fey, W. Erhard, M. Gruber, J. Jahns, H. Bartlet, G. Grimlm, L. Hoppe, and S. Sinzinger, "Optical interconnects for neural and reconfigurable VLSI architectures," Proc. IEEE, vol. 88, pp. 838-848, June 2000.
24. N. McArdle, M. Naruse, and M. Ishikawa, "Optoelectronic parallel computing using optically interconnected pipelined processing arrays," IEEE J. Select. Topics Quantum Electron., vol. 5, pp. 250-260, Mar./Apr. 1999.
25. F. E. Kiamilev and R. G. Rozier, "Smart pixel IC layout methodology and its application to photonic page buffers," Int. J. Optoelectron., 11, pp. 199-215, 1997.
26. R. G. Rozier, F. E. Kiamilev, and A. V. Krishnamoorthy, "Design and evaluation of a photonic FFT processor," J. Parallel Distrib. Comput., vol. 41, pp. 131-136, 1997.
27. IEEE Standard Hardware Description Language Based on the Verilog® Hardware Description Language, IEEE Stand. 1364, 1995.
28. F. A. P. Tooley, "Challenges in optically interconnecting electronics," IEEE J. Select. Topics Quantum Electron., vol. 2, pp. 3-13, Apr. 1996.
29. F.E. Kaimilev, J. Ekman, P. Chandramani, A. V. Krishnamoorthy, and R. G. Rozier, "CMOS DSP and microprocessor cores using optoelectronic VLSI," in Proc. Southwest Symp. Mixed-Signal Design, 2000, pp. 9-13.
30. F. E. Kiamilev and A. V. Krishnamoorthy, "A high-speed 32-channel CMOS VCSEL driver with built-in self-test and clock generation circuitry," IEEE J. Select. Topics Quantum Electron., vol. 5, pp. 287-295, Mar./Apr. 1999.
31. K. Azadet, E. F. Haratsch, H. Kim, E. Saibi, J. H. Saunders, M. Shaffer, L. Song, and M.-L. Yu, "Equalization and FEC techniques for optical transceivers," IEEE J. Solid-State Circuits, vol. 37, pp. 317-327, Mar. 2002.
32. J. Faucher, M. B. Venditti, and D. V. Plant, "Application of parallel forward error correction in two-dimensional optical data links," J. Lightwave Technol., vol. 21, pp. 466-475, Feb. 2003.
33. M. A. Neifeld and S. K. Sridharan, "Parallel error correction using spectral Reed-Solomon codes," J. Opt. Commun., vol. 18, pp. 1144-150, 1997.
34. T. K. Matsushima, T. Matsushima, and S. Hirasaw, "Parallel architecture for high-speed Reed-Solomon codec," in Proc. SBT/IEEE Int. Telecommun. Symp., vol. 2, 1998, pp. 468-473.
35. M. J. E. Golay, "Notes on digital coding," Proc. IRE, vol. 37, p. 657, 1949.
36. W. Cao, "High-speed parallel VLSI-architecture for the (24, 12) golay decoder with optimized permutation decoding," in Proc. IEEE Int. Symp. Circuit Systems Conf., vol. 4, 1996, pp. 61-64.
37. A. V. Krishnamoorthy, J. W. Goossen, L. M. F. Chirovsky, R. G. Rozier, P. Chandramani, S. P. Hui, J. Lopata, J. A. Walker, and L. A. D'Asaro, "16 × 16 VCSEL array flip-chip bonded to CMOS VLSI circuit," IEEE Photon. Technol. Lett., vol. 12, pp. 1073-1075, Aug. 2000.
38. P. Bontoux, F. Mieyeville, I. O'Connor, F. Gaffiot, and G. Jacqumod, "Design and optimization of optical links based on VHDL-AMS modeling," in Proc. IEEE/ACM Int. Workshop Behavioral Modeling and Simulation, 2000, pp. 62-67.
39. F. Gaffiot, K. H. K. Vourinen, F. Mieyeville, I. O'Connor, and G. Jacqumod, "Behavioral modeling for hierarchical simulation of optronic systems," IEEE Trans. Circuits Syst. II, vol. 46 pp. 1316-1312, Oct. 1999.
40. F. Mieyeville, G. Jacquemod, F. Gaffiot, and M. Belleville, "A behavioral opto-electro-thermal VCSEL model for simulation of optical links," Sens. Actuators A, Phys., vol. 88, pp. 209-219, 2001.
41. P. M. VanPetegham and J. F. Duque-Carillo, "A general description of common-mode feedback in fully-differential amplifiers," in Proc. IEEE Int. Symp. Circuits Syst., vol. 4, 1990, 3209-3212.
42. J. A. Tabler, "An integrated adaptive bias solution for zero passive component count high-performance mixed-signal IC's," Ph.D dissertation, Georgia Inst. Technology, Atlanta, GA, 1997.
43. M. Bazes, "Two novel fully complementary self-biased CMOS differential amplifiers," IEEE J. Solid-State Circuits, vol. 26, pp. 165-168 Feb. 1991.
44. R. J. Baker, H. W. Li, and D. E. Boyce, CMOS: Circuit Design, Layout, and Simulation. Piscataway, NJ: IEEE Press, 1998.
45. A. V. Krishnamoorthy et al., "Triggered receivers for optoelectronic VLSI," Electron. Lett., vol. 36, pp. 249-25, Feb. 2000.
46. N. H. Weste and K. Eshraghian, Principles of CMOS VLSI Design, 2nd ed. Reading, MA: Addison-Wesley, 1993.
47. P. H. Bardell, W. H. McAnney, and J. Savir, Built-In Test for VLSI: Pseudorandom Techniques. New York 1987.
48. F. E. Kiamilev, J. S. Lambirth, R. G. Rozier, and A. V. Krishnamoorthy, "Design of a 64-bit, 100 mips microprocessor core IC for hybrid CMOS-SEED technology," in Proc. IEEE Workshop Massively Parallel Processing Using Opt. Interconnects, Oct. 1996, pp. 53-60.
49. G. Keiser, Optical Fiber Communication, 3rd ed. New York: McGraw-Hill, 2000.