메뉴 건너뛰기




Volumn 24, Issue 5, 2006, Pages 2460-2466

Back side exposure of variable size through silicon vias

Author keywords

[No Author keywords available]

Indexed keywords

MICROSCALE VERTICAL INTERCONNECTS; SILICON ETCH; SILICON VIAS; WAFER GRINDING;

EID: 33749320317     PISSN: 10711023     EISSN: None     Source Type: Journal    
DOI: 10.1116/1.2221313     Document Type: Article
Times cited : (27)

References (22)
  • 15
    • 33749357082 scopus 로고
    • German Patent No. DE-4241045C1
    • F. Laermer and A. Schilp, German Patent No. DE-4241045C1 (1994);
    • (1994)
    • Laermer, F.1    Schilp, A.2
  • 16
    • 33749367588 scopus 로고    scopus 로고
    • U.S. Patent No. 5,501,893
    • U.S. Patent No. 5,501,893 (1996).
    • (1996)
  • 18
    • 24644518995 scopus 로고    scopus 로고
    • Enthone, Inc.
    • Enthone, CUBATH SC Data Sheet, Enthone, Inc., 2001.
    • (2001) CUBATH SC Data Sheet


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.