The design and analysis of dynamic NMOSFET/PMESFET logic using silicon nano-wire technology

Semiconductor Science and Technology

Volumn 21, Issue 8, 2006, Pages 1002-1012

  Bindal, Ahmet ^a   Hamedi Hagh, Sotoudeh ^a  

^a SAN JOSE STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CURRENT VOLTAGE CHARACTERISTICS; INTEGRATED CIRCUIT LAYOUT; LOGIC GATES; MOSFET DEVICES; NANOTECHNOLOGY; SILICON;

DIFFERENTIAL DYNAMIC CIRCUITS; DOPING CONCENTRATION; OPTIMUM TRANSISTOR DESIGNS;

LOGIC CIRCUITS;

EID: 33749055321     PISSN: 02681242     EISSN: 13616641     Source Type: Journal    
DOI: 10.1088/0268-1242/21/8/003     Document Type: Article

References (31)

1. Chung S-W, Yu J-Y and Heath J R 2000 Silicon nanowire devices Appl. Phys. Lett. 76 2068-70
2. Kamins T I, Williams S R, Basile D P, Hesjedal T and Harris J S 2001 Ti-catalyzed Si nanowires by chemical vapour deposition: microscopy and growth mechanisms J. Appl. Phys. 89 1008-16
3. Islam M S, Sharma S, Kamins T I and Williams R S 2004 Ultrahigh-density silicon nanobridges formed between two vertical silicon surfaces Nanotechnology 15 L5-8
4. Westwater J, Gosain D P, Tomiya S, Usui S and Ruda H 1997 Growth of silicon nanowires via gold/silane vapor-liquid-solid reaction J. Vac. Sci. Technol. B 15 554-7
5. Kikuchi T, Moriya S, Nakatsuka Y, Matsuoka H, Nakazato K, Nishida A, Chakihara H, Matsuoka M and Moniwa M 2004 A new vertically stacked poly-Si MOSFET for 533 MHz high speed 64 Mbit SR AM IEDM: International Electron Devices Meeting pp 923-6
6. Ecoffey S, Pott V, Bouvet D, Mazza M, Mahapatra S, Schmid A, Leblebici Y, Declercq M J and Ionescu A M 2005 Nano-wires for room temperature operated hybrid CMOS-NANO integrated circuits IEEE Int. Solid State Circuit Conf. vol 597 pp 260-1
7. Takato H, Sunouchi K, Okabe N, Nitayama A, Hieda K, Horiguchi F and Masuoka F 1991 Impact of surrounding gate transistor (SGT) for ultra-high-density LSI IEEE Trans. Electron Devices 38 573-78
8. Cui Y, Zhong Z, Wang D, Wang W U and Lieber C M 2003 High performance silicon nanowire field effect transistors Nano Lett. 3 149-52
9. Zheng Y, Rivas C, Lake R, Alam K, Boykin T B and Klimeck G 2005 Electronic properties of silicon nanowires IEEE Trans. Electron Devices 52 1097-103
10. Wang J, Polizzi E and Lundstrom M 2003 A computational study of ballistic silicon nanowire transistors IEDM: International Electron Devices Meeting pp 695-98 section 29.5
11. Miyano S, Hirose M and Masuoka F 1992 Numerical analysis of a cylindrical thin-pillar transistor (CYNTHIA) IEEE Trans. Electron Devices 39 1876-81
12. Dwyer C, Vicci L, Poulton J, Erie D, Superfine R, Washburn S and Taylor R M 2004 The design of DNA self-assembled computing circuitry IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 12 1214-20
13. Dwyer C, Vicci L and Taylor R M 2003 Performance simulation of nanoscale silicon rod field-effect transistor logic IEEE Trans. Nanotechnol. 2 69-74
14. Chau R, Datta S, Doczy M, Doyle B, Jin B, Kavalieros J, Majumdar A, Metz M and Radosavljevic M 2005 Benchmarking nanotechnology for high-performance and low power logic transistor applications IEEE Trans. Nanotechnol. 4 153-8
15. Wong H-S P, Frank D, Solomon P M, Wann C H J and Welser J J 1990 Nanoscale CMOS Proc. IEEE 87 537-70
16. Ogura S, Tsang P J, Walker W W, Critchlow D L and Shepard J F 1980 Design and characteristics of the lightly doped drain-source (LDD) insulated gate field effect transistor IEEE Trans. Electron Devices 27 1359-67
17. Lombardi C, Manzini S, Saporito A and Vanzi M 1988 A physically based mobility model for numerical simulation of non-planar devices IEEE Trans. Comput. Aided Des. 7 1164-71
18. Selberherr S 1984 Analysis and Simulation of Semiconductor Devices (New York: Springer)
19. Zhou J R and Ferry D K 1992 Simulation of ultra small GaAs MESFET using quantum moment equations IEEE Trans. Electron Devices 39 473-8
20. Zhou J R and Ferry D K 1992 Simulation of ultra small GaAs MESFET using quantum moment equations: II. Velocity overshoot IEEE Trans. Electron Devices 39 1793-6
21. Yamada T, Zhou J R, Miyata H and Ferry D K 1994 In-plane transport properties of Si/Si(1 - x)Ge(x) structure and its FET performance by computer simulation IEEE Trans. Electron Devices 41 1513-22
22. Wettstein A, Schenk A and Fichtner W 2001 Quantum device-simulation with the density-gradient model on unstructured grids IEEE Trans. Electron Devices 48 279-83
23. Sze S M 1985 Semiconductor Devices Physics and Technology (New York: Wiley) p 171-8
24. Chiang T-K 2005 New current-voltage model for surrounding-gate metal-oxide-semiconductor field effect transistors Japan. J. Appl. Phys. 44 6446-51
25. Bindal A, Rovedo N, Restivo J, Galli C and Ogura S 1993 Fabrication of extremely thin silicon on insulator for fully-depleted CMOS applications Thin Solid Films 232 105-09
26. Huang G-S and Wu C-Y 1987 An analytic I-V model for lightly doped drain (LDD) MOSFET devices IEEE Trans. Electron Devices 34 1311-21
27. Rabaey J M 1996 Digital Integrated Circuits (Englewood Cliffs, NJ: Prentice Hall) pp 475-7
28. Chang C H, Gu J and Zhang M 2005 A review of 0.18-νm full adder performances for tree structured arithmetic circuits IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 13 686-95
29. Alioto M and Palumbo G 2002 Analysis and comparison on full adder block in submicron technology IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 10 806-23
30. Shams A M, Darwish T K and Bayoumi M A 2002 Performance analysis of low-power 1-bit CMOS full adder cells IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 10 20-9
31. Sayed M and Badawy W 2002 Performance analysis of single-bit full adder cells using 0.18, 0.25 and 0.35 νm CMOS technologies IEEE Int. Symp. Circuits Syst. 559-62