Performance simulation of nanoscale silicon rod field-effect transistor logic

IEEE Transactions on Nanotechnology

Volumn 2, Issue 2, 2003, Pages 69-74

  Dwyer, Chris ^a   Vicci, Leandra ^a   Taylor, Russell M ^a  

^a Brooks Computer Science Building   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; COMPUTER SOFTWARE; ELECTRIC CURRENTS; FIELD EFFECT TRANSISTORS; LOGIC CIRCUITS; TRANSFER FUNCTIONS;

FIELD EFFECT TRANSISTOR LOGIC; SELF ASSEMBLING FABRICATION; SEMICONDUCTOR DRIFT DIFFUSION SOLVERS;

NANOTECHNOLOGY;

EID: 3042742837     PISSN: 1536125X     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNANO.2003.812592     Document Type: Article

References (16)

1. M. R. Pinto et al.. (year???) PISCES-IIB 9009, Win32 port by J. Faricelli. Online, Available: http://www-tcad.stanford.edu/tcad/programs/ ftpable.html
2. T. Quarles et al. (year???) SPICE3. Online, Available: http://bwrc.eecs.berkeley.edu/Classes/IcBook/SPICE
3. J. K. N. Mbindyo, B. D. Reiss, B. R. Martin, C. D. Keating, M. J. Natan, and T. E. Mallouk, "DNA-directed assembly of gold nanowires on complementary surfaces," Adv. Mater., vol. 13, no. 4, pp. 249-54, 2001.
4. H. Takato, "High-performance CMOS surrounding gate transistor (SGT) for ultra high density LSIS," in IEDM Tech. Dig., 1988, p. 222.
5. H. Takato, K. Sunouchi, N. Okabe, A. Nitayama, K. Hieda, F. Horiguchi, and F. Masuoka, "Impact of surrounding gate transistor (SOT) for ultra-high-density LSIS," IEEE Trans. Electron Devices, vol. 38, pp. 573-578, Mar. 1991.
6. S. Miyano, M. Hirose, and F. Masuoka, "Numerical-analysis of a cylindrical thin-pillar transistor (CYNTHIA)," IEEE Trans. Electron Devices, vol. 39, no. 8, pp. 1876-1881, 1992.
7. S. L. Jang and S. S. Liu, "An analytical surrounding gate MOSFET model," Solid-State Electron., vol. 42, no. 5, pp. 721-726, 1998.
8. C. Dwyer, M. Guthold, M. Falvo, S. Washburn, R. Superfine, and D. Erie, "DNA-functionalized single-walled carbon nanotubes," Nanotechnology, vol. 13, pp. 601-4, 2002.
9. K. Lew, C. Reuther, A. H. Carim, J. M. Redwing, and B. R. Martin, "Template-directed vapor-liquid-solid growth of silicon nanowires," J. Vac. Sci. Technol. B, vol. 20, no. 1, pp. 389-392, 2002.
10. Y. Cui, D. Xiangfeng, J. Hu, and C. M. Lieber, "Doping and electrical transport in silicon nanowires," J. Phys. Chem., vol. 104, no. 22, pp. 2113-6, 2000.
11. J. Richter, M. Mertig, and W. Pompe, "Construction of highly conductive nanowires on a DNA template," App. Phys. Lett., vol. 78, no. 4, pp. 536-8, 2001.
12. N. Sano, A. Hiroki, and K. Matsuzawa, "Device modeling and simulations toward sub-10 nm semiconductor devices," IEEE Trans. Nanotechnol, vol. 1, pp. 63-71, Mar. 2002.
13. G. J. Rollins and J. Choma, "Mixed-mode PISCES-SPICE coupled circuit and device solver," IEEE Trans. Computer-Aided Design, vol. 7, pp. 862-867, Aug. 1988.
14. IES Inc., COULOMB, 2001. (2001). Online, Available: http://www.integratedsoft.com.
15. R. Zimmermann and W. Fichtner, "Low-power logic styles: CMOS versus pass-transistor logic," IEEE J. Solid-State Circuits, vol. 32, July 1997.
16. S. Thompson, P. Packan, and M. Bohr, "MOS scaling: Transistor challenges for the 21st Centry," in Intel Technology J. Q3'98: Intel Corp., 1998.