Power driven placement with layout aware supply voltage assignment for voltage island generation in dual-Vdd designs

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 2006, Issue , 2006, Pages 582-587

  Liu, Bin ^a   Cai, Yici ^a   Zhou, Qiang ^a   Hong, Xianlong ^a  

^a TSINGHUA UNIVERSITY   (China)

Author keywords

[No Author keywords available]

Indexed keywords

BENCHMARKING; CONSTRAINT THEORY; ELECTRIC POTENTIAL; WIRE PRODUCTS;

CLUSTERING STRATEGY; DUAL SUPPLY VOLTAGES; DUAL-VDD DESIGNS; SEED GROWTH;

POWER SUPPLY CIRCUITS;

EID: 33748593901     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1118299.1118437     Document Type: Conference Paper

References (21)

1. K. Usami and M. Horowitz, "Clustered voltage scaling technique for low-power design, " in Proc. ISLPED'95, pp. 3-8.
2. C. Chen, A. Srivastava and M. Sarrafzadeh, "On gate level power optimization using dual-supply voltages," IEEE Trans. on VLSI Syst., vol. 9, pp. 616-629, Oct. 2001.
3. D.E. Lackey, P.S. Zuchowski, T.R. Bednar, D.W. Stout, S.W. Gould, and J.M. Cohn, "Managing power and performance for system-on-chip designs using voltage islands," in ICCAD'02, pp. 195-202, Nov. 2002.
4. S.H. Kulkarni, A.N. Srivastava, and D. Sylvester, "A new algorithm for improved VDD assignment in low power dual VDD systems," in Proc. ISLPED'04, pp.200-205.
5. A. Srivastava, D. Sylvester and D. Blaauw, "Power minimization using simultaneous gate sizing, dual-Vdd and dual-Vth assignment," in Proc. DAC'04, pp.783-787.
6. S.K. Mathew, M.A. Anders, B. Bloechel, T. Nguyen, R.K. Krishnamurthy and S. Borkar, "A 4-GHz 300-mW 64-bit integer execution ALU with dual supply voltages in 90-nm CMOS," IEEE J. Solid-State Circuits, vol. 40, pp.44-51, Jan. 2005.
7. R. Puri, L. Stok, J. Cohn, D. Kung, D. Pan, D. Sylvester, A. Srivastava and S. Kulkarni "Pushing ASIC performance in a power envelope," in Proc. DAC'03, pp.788-793.
8. J. Hu, Y. Shin, N. Dhanwada and Radu Marculescu, "Architecting voltage islands in core-based system-on-a-chip designs," in Proc. ISLPED'04, pp.180-185.
9. F. Ishihara, F. Sheikh and B. Nikolic, "Level conversion for dual-supply systems," IEEE Trans. VLSI Syst., vol. 12, pp.185-195, Feb. 2004.
10. C. Yeh, Y. Kang, S. Shieh and J. Wang, "Layout techniques supporting the use of dual supply voltages for cell-based designs," in Proc. DAC'99, pp.62-67.
11. R. Puri, L. Stok, S. Bhattacharya, "Keeping hot chips cool," in Proc. DAC'05, pp.285-288.
12. Synopsys inc., Galaxy design platform multi-voltage Design, available online, http://www.synopsys.com/products/power/multivoltage_bkgrd.pdf.
13. Cadence inc., Cadence/TSMC Reference Flow 6.0.
14. P.H. Madden, private communication.
15. A.B. Kahng, S. Mantik and I.L. Markov, "Min-max placement for large-scale timing optimization," in Proc. ISPD'02, pp. 143-148.
16. A.E. Caldwell, A.B. Kahng, and I.L. Markov, "Can recursive bisection alone produce routable placements?," in Proc. DAC'00, pp.477-482.
17. A.B. Kahng and S. Reda, "Placement feedback: a concept and method for better min-cut placements," in Proc. DAC'04, pp.357-362.
18. T. Kong, "A novel net weighting algorithm for timing-driven placement," in Proc. ICCAD'02, pp.172-176.
19. A.B. Kahng and Q. Wang, "Implementation and extensibility of an analytic placer," IEEE Trans. Computer-Aided Design, vol. 24, pp.734-747, May 2005.
20. Y. Cheon, P.H. Ho, A.B. Kahng, S. Reda and Q. Wang, "Power aware placement," in Proc. DAC'05, pp.795-800.
21. J.A. Roy, S.N. Adya, D.A. Papa and I.L. Markov, "Min-cut floorplacement,", IEEE Trans. on Computer-Aided Design, to appear.