A New Algorithm for Improved VDD Assignment in Low Power Dual VDD Systems

Proceedings of the International Symposium on Low Power Electronics and Design

Volumn 2004-January, Issue January, 2004, Pages 200-205

  Kulkarni, Sarvesh H ^a   Srivastava, Ashish N ^a   Sylvester, Dennis ^a  

^a The Department of Civil and Environmental Engineering   (United States)

Author keywords

CVS; Dual VDD Design; ECVS; Level Converters; Low Power Design Algorithms

Indexed keywords

DESIGN; ELECTRIC POWER SUPPLIES TO APPARATUS; ELECTRIC POWER SYSTEMS; LOW POWER ELECTRONICS; POWER ELECTRONICS; VOLTAGE SCALING;

CVS; DUAL VDD DESIGN; ECVS; LEVEL CONVERTER; LOW POWER DESIGN ALGORITHMS;

ALGORITHMS;

EID: 33748599126     PISSN: 15334678     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/LPE.2004.240938     Document Type: Conference Paper

References (15)

1. K. Usami and M. Horowitz, "Clustered voltage scaling technique for low-power design," Proc. ISLPED, pp. 3-8, 1995.
2. C. Chen, A. Srivastava and M. Sarrafzadeh, "On gate level power optimization using dual-supply voltages," IEEE Trans. on VLSI Systems, vol. 9, pp. 616-629, Oct. 2001.
3. K. Usami, M. Igarashi, F. Minami, M. Ishikawa, M. Ichida and K. Nogami, "Automated low-power technique exploiting multiple supply voltages applied to a media processor," IEEE JSSC, pp. 463-472, Mar. 1998.
4. M.R. Bai and D. Sylvester, "Analysis and design of level converting flip-flops for dual-Vdd/Vth integrated circuits," Proc. International Symposium on System-on-Chip, pp. 151-154, 2003.
5. F. Ishihara, F. Sheikh and B. Nikolic, "Level conversion for dual supply systems," Proc. ISLPED, pp. 164-167, 2003.
6. N. Magen, A. Kolodny, U. Weiser and N. Shamir, "Interconnect power dissipation in a microprocessor," International Workshop on System-Level Interconnect Prediction, pp. 7-13, 2004.
7. M. Hamada, Y. Ootaguro and T. Kuroda, "Utilizing surplus timing for power reduction," Proc. CICC, pp. 89-92, 2001.
8. M. Takahashi, M. Hamada, T. Nishikawa, H. Arakida, T. Fujita, F. Hatori, et al., "A 60-mW MPEG4 video codec using clustered voltage scaling with variable supply-voltage scheme," IEEE JSSC, pp. 1772-1780, Nov. 1998.
9. T. Kuroda and M. Hamada, "Low-power CMOS digital design with dual embedded adaptive power supplies," IEEE JSSC, pp. 652-655, Apr. 2000.
10. A. Srivastava and D. Sylvester, "Minimizing total power by simultaneous Vdd/Vth assignment," Proc. ASPDAC, pp. 400-403, 2003.
11. D. Sylvester and K. Keutzer, "System-level performance modeling with BACPAC - Berkeley advanced chip performance calculator," International Workshop on System- Level Interconnect Prediction (workshop notes), pp. 109-114, 1999.
12. F. Brglez and H. Fujiwara,"A neural netlist of 10 combinational benchmark circuits and a target translator in Fortran," Proc. ISCAS, pp. 695-698, May 1985.
13. J. Fishburn and A. Dunlop, "TILOS: a posynomial programming approach to transistor sizing," Proc. ICCAD, pp. 326-328, 1985.
14. A. Srivastava, D. Sylvester and D. Blaauw, "Power minimization using simultaneous gate sizing, dual-Vdd, and dual-Vth assignment," Proc. DAC, in press, 2004.
15. S. H. Kulkarni and D. Sylvester, "High performance level conversion for dual VDD design," IEEE Trans. On VLSI Systems, in press, 2004.