Architecting Voltage Islands in Core-Based System-on-a-Chip Designs

Proceedings of the International Symposium on Low Power Electronics and Design

Volumn 2004-January, Issue January, 2004, Pages 180-185

  Hu, Jingcao ^a   Shin, Youngsoo ^b   Dhanwada, Nagu ^c   Marculescu, Radu ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

^b IBM T J WATSON RESEARCH CENTER   (United States)

^c IBM RESEARCH   (United States)

Author keywords

floorplanning; low power; multiple VDD< inf>; System on a Chip; voltage island

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; BENCHMARKING; DESIGN; LOW POWER ELECTRONICS; MICROPROCESSOR CHIPS; POWER ELECTRONICS; PROGRAMMABLE LOGIC CONTROLLERS; SYSTEM-ON-CHIP;

FLOOR-PLANNING; LOW POWER; MULTIPLE-V; SYSTEM ON A CHIP; VOLTAGE ISLAND;

INTEGRATED CIRCUIT DESIGN;

EID: 84932170042     PISSN: 15334678     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/LPE.2004.240892     Document Type: Conference Paper

References (9)

1. R. A. Bergamaschi, Y. Shin, N. Dhanwada, S. Bhattacharya, W. E. Dougherty, I. Nair, J. Darringer, and S. Paliwal, "SEAS: A system for early analysis of SoCs," in Proc. Int'l Conf. on Hardware/Software Codesign and System Synthesis, Oct. 2003, pp. 150-155.
2. M. Pedram and J. Rabaey, Power Aware Design Methodologies, Kluwer Academic Publishers, 2002.
3. D. E. Lackey, P. S. Zuchowski, T. R. Bednar, D.W. Stout, S.W. Gould, and J . M. Cohn, "Managing power and performance for System-on-Chip designs using voltage islands," in Proc. Int'l Conf. on Computer Aided Design, Nov. 2002, pp. 195-202.
4. A. B. Kahng, "Classical floorplanning harmful?," in Proc. Int'l Symp. on Physical Design, Apr. 2000, pp. 207-213.
5. F. N. Najm, "A survey of power estimation techniques in VLSI circuits," IEEE Trans. on VLSI Systems, vol. 2, no. 4, pp. 446-455, Dec. 1994.
6. X. Tang and D. F. Wong, "FAST-SP: a fast algorithm for block placement based on sequence pair," in Proc. Asia South Pacific Design Automat. Conf., Jan. 2001, pp. 512-526.
7. H. Murata, K. Fujiyoshi, S. Nakatake, and Y. Kajitani, "VLSI module placement based on rectangle-packing by the sequence pair," IEEE Trans. on Computer-Aided Design, vol. 15, no. 12, pp. 1518-1524, Dec. 1996.
8. X. Tang and D. F. Wong, "Floorplanning with alignment and performance constraints," in Proc. Design Automat. Conf., June 2002, pp. 848-853.
9. IBM Corp., "IBM platform-based design kit," http://www- 3.ibm.com/chips/products/asics/methodology/design kit.html.