메뉴 건너뛰기




Volumn 53, Issue 4, 2006, Pages 2047-2053

Towards SET mitigation in RF digital PLLs: From error characterization to radiation hardening considerations

Author keywords

Charge pump; Digital phase locked loop (DPLL); Frequency phase detector; Hardening by design; RF operation; Single event transients (SETs); Voltage controlled oscillator (VCO)

Indexed keywords

DIGITAL PHASE-LOCKED LOOP (DPLL); FREQUENCY-PHASE DETECTOR; HARDENING BY DESIGN; SINGLE-EVENT TRANSIENTS (SET); VOLTAGE-CONTROLLED OSCILLATOR (VCO);

EID: 33748346652     PISSN: 00189499     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNS.2006.876035     Document Type: Conference Paper
Times cited : (67)

References (20)
  • 5
    • 33748368574 scopus 로고    scopus 로고
    • panel discussion records
    • SEE Symp., panel discussion records, 2004.
    • (2004) SEE Symp.
  • 11
  • 17
    • 0036979524 scopus 로고    scopus 로고
    • Optimal loop parameter design of charge pump DPLLs for jitter transfer characteristic optimization
    • J. Hanjun, H. Chengming, C. Degang, and G. Randall, "Optimal loop parameter design of charge pump DPLLs for jitter transfer characteristic optimization," in Proc. Midwest Symp. Circuits and Systems, 2002, vol. 1, pp. 344-347.
    • (2002) Proc. Midwest Symp. Circuits and Systems , vol.1 , pp. 344-347
    • Hanjun, J.1    Chengming, H.2    Degang, C.3    Randall, G.4
  • 19
    • 33144469689 scopus 로고    scopus 로고
    • Effects of technology scaling on the SET sensitivity of RF CMOS voltage-controlled oscillators
    • Dec.
    • Y. Boulghassoul, L. W. Massengill, A. L. Sternberg, and B. L. Bhuva, "Effects of technology scaling on the SET sensitivity of RF CMOS voltage-controlled oscillators," IEEE Trans. Nucl. Sci., vol. 52, no. 6, pp. 2426-2432, Dec. 2005.
    • (2005) IEEE Trans. Nucl. Sci. , vol.52 , Issue.6 , pp. 2426-2432
    • Boulghassoul, Y.1    Massengill, L.W.2    Sternberg, A.L.3    Bhuva, B.L.4


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.