Implementing Kilo-Instruction multiprocessors

Proceedings - International Conference on Pervasive Services, ICPS '05

Volumn 2005, Issue , 2005, Pages 325-336

  Vallejo, Enrique ^a   Galluzzi, Marco ^b   Cristal, Adrián ^b   Vallejo, Fernando ^a   Beivide, Ramón ^a   Stenström, Per ^c   Smith, James E ^d   Valero, Mateo ^b  

^a UNIVERSITY OF CANTABRIA   (Spain)

^b UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

^c CHALMERS UNIVERSITY OF TECHNOLOGY   (Sweden)

^d University of Wisconsin Madison   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CONSISTENCY HARDWARE; MEMORY COHERENCE; MULTIPROCESSORS; SOFTWARE SUPPORT;

COMPUTATIONAL COMPLEXITY; COMPUTER HARDWARE; LOGIC DESIGN; STORAGE ALLOCATION (COMPUTER); SYNCHRONIZATION;

PROGRAM PROCESSORS;

EID: 33745683392     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PERSER.2005.1506430     Document Type: Conference Paper

References (30)

1. th HPCA, California, pp 316-327, Feb. 2005
2. A. Cristal, M. Valero, J. Llosa, and A. Gonzalez, "Large virtual ROBs by processor checkpointing", Tech. Rep. UPC-DAC-2002-39, UPC, Spain, July 2002
3. A. Cristal, J. F. Martinez, J. Llosa, and M. Valero, "A Case for Resource-conscious Out-of-order Processors", In IEEE TCCA Comp. Architecture Letters, 2, October 2003.
4. A. Cristal, D. Ortega, J. Llosa, and M. Valero, "Kilo-instruction processors", In Intl. Symp. on High Performance Computers, October 2003. LNCS 2858, 2003.
5. th HPCA, February 2004.
6. A. Cristal, O. Santana, M. Valero, J. F. Martinez, "Toward Kilo-instruction Processors", In ACM Transactions on Architecture and Code Optimization, V. 1, No. 4, Dec. 04.
7. A. Cristal et al., "Kilo-instruction Processors: Overcoming the Memory Wall", To be published on IEEE Micro Magazine, Vol. 25, No. 3, May/June, 2005.
8. st ISCA, pp. 187-197, April 1994.
9. J. H. Edmondson, et al., "Internal organization of the Alpha 21164, a 300-MHz 64-bit quad-issue CMOS RISC microprocessor", Digital Technical Journal, Vol, 7, No. 1, 1995, pp. 119-135.
10. st Conf. on Computing Frontiers, pp. 212-221, Ischia, Italy, April 2004.
11. th ISCA, 1990.
12. J. R. Goodman, "Cache Consistency and Sequential Consistency", Tech.Rep. no.61, SCI Committee, March 1989
13. th ISCA, 1999
14. L. Hammond et al., "Transactional Memory Coherence and Consistency", In Proc. of the 31st Annual International Symposium on Computer Architecture, Germany, June 2004.
15. J. Huh et al., "Coherence Decoupling: Making Use of Incoherence", In Proc. of the 11th ASPLOS, October 2004
16. nd WMPI, 2002.
17. L. Lamport, "How to make a Multiprocessor Computer that Correctly Executes Multiprocess Programs", IEEE Transactions on Computers, C-28(9):690-691, 1979.
18. th ISCA, 2000
19. M. M. K. Martin, M. D. Hill and D. A. Wood, "Token Coherence: Decoupling Performance and Correctness", In Proc. of the 30th ISCA, 2003
20. J. F. Martinez, A. Cristal, M. Valero, and J. Llosa, "Ephemeral Registers", Technical Report CSL-TR-2003-1035, Cornell Computer Systems Lab, 2003.
21. th ASPLOS, Oct. 02
22. T. Monreal, A. Gonzalez, M. Valero, J. Gonzalez, and V. Vinals, "Delaying Physical Register Allocation Through Virtual-Physical Registers", In Proc. of the 32nd Intl. Symp. on Microarchitecture, pages 186-192, November 1999.
23. K. E. Moore, M. D. Hill and D. A. Wood, "Thread-Level Transactional Memory", TR1524, Comp. Science Dept. UW Madison, March 31, 2005
24. th HPCA, pp. 129-140, 2003
25. V. S. Pai, P. Ranganathan, S. V. Adve, and T. Karton, "An Evaluation of Memory Consistency Models for Shared-Memory Systems with ILP Processors", In Proc. Of the 7th ASPLOS, October 1996
26. R. Rajwar, and J. R. Goodman, "Speculative Lock Elision: Enabling Highly-Concurrent Multithreaded Execution", In Proc. of 34th Intl. Symp. on Microarchitecture, pp.294-305, Dec. 2001.
27. th ASPLOS, Oct. 02.
28. th Symposium on Parallelism in Algorithms and Architectures. June, 1997.
29. P. Rundberg, and P. Stenström, "Speculative Lock Reordering", In Proc. of IPDPS, April 2003.
30. D. J. Sorin et al., "SafetyNet: improving the availability of shared memory multiprocessors with global checkpoint/recovery", In Proc. of the 29th ISCA, June 2002.