A Case for Resource-conscious Out-of-order Processors

IEEE Computer Architecture Letters

Volumn 2, Issue 1, 2003, Pages 7-

  Cristal, Adrian ^a   Martinez, Jose F ^b   Valero, Mateo ^a  

^a UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

^b Cornell University ^*  (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 85008025293     PISSN: 15566056     EISSN: None     Source Type: Journal    
DOI: 10.1109/L-CA.2003.4     Document Type: Article

References (14)

1. E. Brekelbaum, J. Rupley II, C. Wilkerson, and B. Black. Hierarchical instruction windows. In Intl. Symp, on Microarchitecture, Nov. 2002
2. A. Cristal, D. Ortega, J. Llosa and M. Valero. Out-of-order commit processors. In Intl. Symp. on High-Performance Computer Architecture, Feb. 2004
3. A. Cristal, D. Ortega, J. Llosa, M. Valero. Kilo-instruction processors. Invited paper. ISHPC-V. In Intl. Symp. on High Performance Computers, October 2003. Lecture Notes in Computer Science (LNCS) 2858, 2003
4. A. Cristal, M. Valero, J. Llosa, and A. Gonzalez. Large virtual ROBs by processor checkpointing. Tech. Rep. UPC-DAC-2002-39, Universitat Politecnica de Catalunya, July 2002
5. A. Gonzalez, J. Gonzalez, and M. Valero. Virtual-physical registers. In Intl. Symp. on High-Performance Computer Architecture, Jan.-Feb. 1998
6. W. W. Hwu and Y. N. Patt. Checkpoint repair for out-of-order execution machines. In Intl. Symp. on Computer Architecture, June 1987
7. T. Karkhanis and J. E. Smith. A day in the life of a data cache miss. In Wkshp. on Memory Performance Issues, in conjunction with Intl. Symp. on Computer Architecture, July 2002
8. A. R. Lebeck, J. Koppanalil, T. Li, and J. Patwardhan, and Eric Rotenberg. A large, fast instruction window for tolerating cache misses. In Intl. Symp. on Computer Architecture, June 2002
9. J. F. Martinez, A. Cristal, M. Valero, and J. Llosa. Ephemeral registers. Tech. Rep. CSL-TR-2003-1035, Computer Systems Lab, Cornell University, June 2003
10. J. F. Martinez, J. Renau, M. C. Huang, M. Prvulovic, and J. Torrellas. Cherry: Checkpointed early resource recycling in out-of-order microprocessors. In Intl. Symp. on Microarchitecture, Nov. 2002
11. M. Moudgill, K. Pingali, and S. Vassiliadis. Register renaming and dynamic speculation: An alternative approach. In Intl. Symp. on Microarchitecture. Dec. 1993
12. O. Mutlu, J. Stark, C. Wilkerson, and Y. N. Patt. Runahead execution: An alternative to very large instruction windows for out-of-order processors. In Intl. Symp. on High-Performance Computer Architecture, Feb. 2003
13. S. Palacharla, N. P. Jouppi, and J. E. Smith. Complexity-effective superscalar processors. In Intl. Symp. on Computer Architecture, June 1997
14. S. E. Raasch, N. L. Binkert, and S. K. Reinhardt. A scalable instruction queue design using dependence chains. In Intl. Symp. on Computer Architecture, June 2002