Speculative lock reordering: Optimistic out-of-order execution of critical sections

Proceedings - International Parallel and Distributed Processing Symposium, IPDPS 2003

Volumn , Issue , 2003, Pages 8-

  Rundberg, Peter ^a   Stenström, Per ^a  

^a CHALMERS UNIVERSITY OF TECHNOLOGY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

CHIP MULTIPROCESSOR; CRITICAL SECTIONS; DATA DEPENDENCE; MULTIPLE THREADS; OUT-OF-ORDER EXECUTION; SPECULATIVE SYNCHRONIZATIONS;

LOCKS (FASTENERS);

EID: 84947256794     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPS.2003.1213086     Document Type: Conference Paper

References (20)

1. M. Chaudhuri, D. Kim and M. Heinrich. Cache Coherence Protocol Design for Active Memory Systems. In Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications, pages 83-89, June 2002.
2. J. Drapper et al. The Architecture of the DIVA Processing-In-Memory Chip. In Proceedings of the 16th ACM International Conference on Supercomputing, pages 14-25, June 2002.
3. M. Frigo and S. G. Johnson. FFTW: An Adaptive Software Architecture for the FFT. In Proceedings of the 23rd International Conference on Acoustics, Speech, and Signal Processing, pages 1381-1384, 1998.
4. M. J. Garzaran et al. Architectural Support for Parallel Reductions in Scalable Shared-Memory Multiprocessors. In Proceedings of the 10th International Conference on Parallel Architectures and Compilation Techniques, September 2001.
5. J. Gibson et al. FLASH vs. (Simulated) FLASH: Closing the Simulation Loop. In Proceedings of the Ninth International Conference on Architectural Support for Programming Languages and Operating Systems, pages 49-58, November 2000.
6. M. Heinrich, E. Speight, and M. Chaudhuri. Active Memory Clusters: Efficient Multiprocessing on Commodity Clusters. In Proceedings of the 4th International Symposium on High-Performance Computing, Lecture Notes in Computer Science (vol. 2327), pages 78-92, Springer-Verlag, May 2002.
7. InfiniBand Architecture Specification, Volume 1. 0, Release 1. 0. InfiniBand Trade Association, October 24, 2000.
8. Y. Kang et al. FlexRAM: Toward an Advanced Intelligent Memory System. International Conference on Computer Design, October 1999.
9. D. Kim, M. Chaudhuri, and M. Heinrich. Leveraging Cache Coherence in Active Memory Systems. In Proceedings of the 16th ACM International Conference on Supercomputing, pages 2-13, June 2002.
10. A.-C. Lai and B. Falsafi. Memory Sharing Predictor: The Key to a Speculative Coherent DSM. In Proceedings of the 26th International Symposium on Computer Architecture, pages 172-183, May 1999.
11. J. Laudon and D. Lenoski. The SGI Origin: A ccNUMA Highly Scalable Server. In Proceedings of the 24th International Symposium on Computer Architecture, pages 241-251, June 1997.
12. D. R. O'Hallaron, J. R. Shewchuk, and T. Gross. Architectural Implications of a Family of Irregular Applications. In Fourth IEEE International Symposium on High Performance Computer Architecture, pages 80-89, February 1998.
13. M. Oskin, F. T. Chong, and T. Sherwood. Active Pages: A Computation Model for Intelligent Memory. In Proceedings of the 25th International Symposium on Computer Architecture, 1998.
14. M. Prvulovic, Z. Zhang, and J. Torrellas. ReVive: Cost-Effective Architectural Support for Rollback Recovery in Shared-Memory Multiprocessors. In Proceedings of the 29th International Symposium on Computer Architecture, May 2002.
15. SGI 3000 Family Reference Guide. http://www. sgi. com/origin/3000/
16. Sun Enterprise 10000 Server-Technical White Paper. http://www. sun. com/servers/white-papers/
17. Third Generation I/O Architecture. http://www. intel. com/technology/3GIO/
18. S. C. Woo et al. The SPLASH-2 Programs: Characterization and Methodological Considerations. In Proceedings of the 22nd Annual International Symposium on Computer Architecture, pages 24-36, June 1995.
19. Wm. A. Wulf and S. A. McKee. "Hitting the Memory Wall: Implications of the Obvious". In Computer Architecture News, 23(1):20-24, March 1995.
20. L. Zhang et al. "The Impulse Memory Controller", IEEE Transactions on Computers, Special Issue on Advances in High Performance Memory Systems, pages 1117-1132, November 2001.