-
1
-
-
84858876033
-
-
White paper downloadable. [Online]
-
OCP-IP Association, The Importance of Sockets in SoC Design. White paper downloadable. [Online]. Avalable: www.ocpip.org
-
The Importance of Sockets in SoC Design
-
-
-
3
-
-
16244378581
-
High-level synthesis: An essential ingredient for designing complex ASICS
-
San Jose, CA, [Online]
-
Arvind, R. Nikhil, D. Rosenband, and N. Dave, "High-level synthesis: An essential ingredient for designing complex ASICS," in Proc. IEEE/ACM ICCAD, San Jose, CA, 2004, pp. 775-782. [Online]. Available: http://csg.csail.mit.edu/pubs/memos/Memo-473/memo473.pdf
-
(2004)
Proc. IEEE/ACM ICCAD
, pp. 775-782
-
-
Arvind1
Nikhil, R.2
Rosenband, D.3
Dave, N.4
-
4
-
-
0035153588
-
Evaluating the effectiveness of pointer alias analyses
-
Jan. [Online]. http://www.elsevier.nl/gej-ng/10/39/21/43/20/22/article. pdf
-
M. Hind and A. Pioli, "Evaluating the effectiveness of pointer alias analyses," Sci. Comput. Program., vol. 39, no. 1, pp. 31-55, Jan. 2001. [Online]. Available: http://www.elsevier.nl/gej-ng/10/39/21/43/20/22/abstract. html; http://www.elsevier.nl/gej-ng/10/39/21/43/20/22/article.pdf
-
(2001)
Sci. Comput. Program
, vol.39
, Issue.1
, pp. 31-55
-
-
Hind, M.1
Pioli, A.2
-
5
-
-
0038375817
-
A comprehensive high-level synthesis system for control-flow intensive behaviors
-
Washington, DC
-
W. Wang, T. K. Tan, J. Luo, Y. Fei, L. Shang, K. S. Vallerio, L. Zhong, A. Raghunathan, and N. K. Jha, "A comprehensive high-level synthesis system for control-flow intensive behaviors," in Proc. 13th ACM GLSVLSI, Washington, DC. 2003, pp. 11-14.
-
(2003)
Proc. 13th ACM GLSVLSI
, pp. 11-14
-
-
Wang, W.1
Tan, T.K.2
Luo, J.3
Fei, Y.4
Shang, L.5
Vallerio, K.S.6
Zhong, L.7
Raghunathan, A.8
Jha, N.K.9
-
6
-
-
4444269458
-
Automatic translation of software binaries onto FPGAs
-
San Diego, CA
-
G. Mittal, D. C. Zaretsky, X. Tang, and P. Banerjee, "Automatic translation of software binaries onto FPGAs," in Proc. 41st Annu. DAC, San Diego, CA, 2004, pp. 389-394.
-
(2004)
Proc. 41st Annu. DAC
, pp. 389-394
-
-
Mittal, G.1
Zaretsky, D.C.2
Tang, X.3
Banerjee, P.4
-
7
-
-
0033751290
-
Towards a new standard for system level design
-
San Diego, CA
-
S.Y. Liao, "Towards a new standard for system level design," in Proc. 8th CODES. San Diego, CA, 2000, pp. 2-6.
-
(2000)
Proc. 8th CODES
, pp. 2-6
-
-
Liao, S.Y.1
-
8
-
-
12344330497
-
C to asynchronous dataflow circuits: An end-to-end toolflow
-
Temecula, CA, Jun. (full paper). [Online]
-
G. Venkataramani, M. Budiu, T. Cheleea, and S. C. Goldstein, "C to asynchronous dataflow circuits: An end-to-end toolflow," in Proc. IWLS, Temecula, CA, Jun. 2004, pp. 501-508, (full paper). [Online]. Available: http://www.cs.cmu.edu/~mihaib/research/iwls04.pdf
-
(2004)
Proc. IWLS
, pp. 501-508
-
-
Venkataramani, G.1
Budiu, M.2
Cheleea, T.3
Goldstein, S.C.4
-
9
-
-
0028581612
-
Memory estimation for high level synthesis
-
San Diego, CA
-
I. M. Verbauwhede, C. J. Scheers, and J. M. Rabaey, "Memory estimation for high level synthesis," in Proc. 31st Annu. DAC, San Diego, CA, 1994, pp. 143-148.
-
(1994)
Proc. 31st Annu. DAC
, pp. 143-148
-
-
Verbauwhede, I.M.1
Scheers, C.J.2
Rabaey, J.M.3
-
10
-
-
0029538796
-
A comprehensive estimation technique for high-level synthesis
-
Cannes, France
-
S. Y. Ohm, F. J. Kurdahi, N. Dutt, and M. Xu, "A comprehensive estimation technique for high-level synthesis," in Proc. 8th ISSS, Cannes, France, 1995, pp. 122-127.
-
(1995)
Proc. 8th ISSS
, pp. 122-127
-
-
Ohm, S.Y.1
Kurdahi, F.J.2
Dutt, N.3
Xu, M.4
-
11
-
-
0032656355
-
Exact memory size estimation for array computations without loop unrolling
-
New Orleans, LA
-
Y. Zhao and S. Malik, "Exact memory size estimation for array computations without loop unrolling," in Proc. 36th ACM/IEEE DAC, New Orleans, LA, 1999, pp. 811-816.
-
(1999)
Proc. 36th ACM/IEEE DAC
, pp. 811-816
-
-
Zhao, Y.1
Malik, S.2
-
12
-
-
2942564431
-
Storage requirement estimation for optimized design of data intensive applications
-
Apr.
-
P. G. Kjeldsberg, F. Catthoor, and E. J. Aas, "Storage requirement estimation for optimized design of data intensive applications," ACM Trans. Des. Autom. Electron. Syst., vol. 9, no. 2, pp. 133-158, Apr. 2004.
-
(2004)
ACM Trans. Des. Autom. Electron. Syst.
, vol.9
, Issue.2
, pp. 133-158
-
-
Kjeldsberg, P.G.1
Catthoor, F.2
Aas, E.J.3
-
13
-
-
0345413289
-
Interface synthesis using memory mapping for an FPGA platform
-
San Jose, CA
-
M. Luthra, S. Gupta, N. Dutt, R. Gupta, and A. Nicolau, "Interface synthesis using memory mapping for an FPGA platform," in Proc. Int. Conf. Computer Design, San Jose, CA. 2003, pp. 140-145.
-
(2003)
Proc. Int. Conf. Computer Design
, pp. 140-145
-
-
Luthra, M.1
Gupta, S.2
Dutt, N.3
Gupta, R.4
Nicolau, A.5
-
14
-
-
0035704608
-
Synthesis of hardware models in C with pointers and complex data structures
-
Dee. [Online]
-
L. Séméria, K. Sato, and G. De Micheli, "Synthesis of hardware models in C with pointers and complex data structures," IEEE Trans. VLSI Syst., vol. 9, no. 6, pp. 743-756, Dee. 2001. [Online]. Available: http://azur.stanford.edu/~lucs/paper/TVLSI00/semeriatvlsi.pdf
-
(2001)
IEEE Trans. VLSI Syst.
, vol.9
, Issue.6
, pp. 743-756
-
-
Séméria, L.1
Sato, K.2
De Micheli, G.3
-
15
-
-
0028695914
-
Integrating program transformations in the memory-based synthesis of image and video algorithms
-
San Jose, CA
-
D. J. Kolson, A. Nicolau, and N. Dutt, "Integrating program transformations in the memory-based synthesis of image and video algorithms," in Proc. IEEE/ACM ICCAD, San Jose, CA, 1994, pp. 27-30.
-
(1994)
Proc. IEEE/ACM ICCAD
, pp. 27-30
-
-
Kolson, D.J.1
Nicolau, A.2
Dutt, N.3
-
16
-
-
20344375498
-
Techniques for synthesizing binaries to an advanced register/memory structure
-
Monterey, CA
-
G. Stitt, Z. Guo, W. Najjar, and F. Vahid, "Techniques for synthesizing binaries to an advanced register/memory structure," in Proc. ACM/SIGDA 13th Int. Symp. FPGA, Monterey, CA, 2005, pp. 118-124.
-
(2005)
Proc. ACM/SIGDA 13th Int. Symp. FPGA
, pp. 118-124
-
-
Stitt, G.1
Guo, Z.2
Najjar, W.3
Vahid, F.4
-
17
-
-
16244397109
-
Memory accesses management during high level synthesis
-
Stockholm, Sweden
-
G. Corre, E. Senn, P. Bomel, N. Julien, and E. Martin, "Memory accesses management during high level synthesis," in Proc. 2nd IEEE/ACM/IFIP CODES+ISSS, Stockholm, Sweden, 2004, pp. 42-47.
-
(2004)
Proc. 2nd IEEE/ACM/IFIP CODES+ISSS
, pp. 42-47
-
-
Corre, G.1
Senn, E.2
Bomel, P.3
Julien, N.4
Martin, E.5
-
18
-
-
0028098510
-
Smash: A program for scheduling memory intensive application-specific hardware
-
Niagara, ON, Canada
-
P. Gupta and A. C. Parker, "Smash: A program for scheduling memory intensive application-specific hardware," in Proc. 7th ISSS, Niagara, ON, Canada, 1994, pp. 54-59.
-
(1994)
Proc. 7th ISSS
, pp. 54-59
-
-
Gupta, P.1
Parker, A.C.2
-
19
-
-
0034790529
-
Synthesis of pipelined memory access controllers for streamed data applications on FPGA-based computing engines
-
Montreal, QC, Canada
-
J. Park and P. C. Diniz, "Synthesis of pipelined memory access controllers for streamed data applications on FPGA-based computing engines," in Proc. 14th ISSS, Montreal, QC, Canada, 2001, pp. 221-226.
-
(2001)
Proc. 14th ISSS
, pp. 221-226
-
-
Park, J.1
Diniz, P.C.2
-
20
-
-
4444379668
-
Memory access scheduling and binding considering energy minimization in multi-bank memory systems
-
San Diego, CA
-
C.-G. Lyuh and T. Kim, "Memory access scheduling and binding considering energy minimization in multi-bank memory systems," in Proc. 41st Annu. DAC, San Diego, CA, 2004, pp. 81-86.
-
(2004)
Proc. 41st Annu. DAC
, pp. 81-86
-
-
Lyuh, C.-G.1
Kim, T.2
-
21
-
-
0036047095
-
An integrated algorithm for memory allocation and assignment in high-level synthesis
-
New Orleans, LA
-
J. Seo, T. Kim, and P. R. Panda, "An integrated algorithm for memory allocation and assignment in high-level synthesis," in Proc. 39th DAC, New Orleans, LA, 2002, pp. 608-611.
-
(2002)
Proc. 39th DAC
, pp. 608-611
-
-
Seo, J.1
Kim, T.2
Panda, P.R.3
-
22
-
-
84888796096
-
-
[Online]
-
C Level Design, C2HDL. [Online]. Available: http://www.cleveldesign.com/
-
C2HDL
-
-
-
23
-
-
84888798878
-
-
[Online]
-
CoWare, N2C. [Online]. Available: http://www.coware.com/
-
N2C
-
-
-
24
-
-
2142646623
-
-
[Online]
-
Frontier Design, A - rt Builder. [Online]. Available: http://www.frontierd.com/
-
A - Rt Builder
-
-
-
25
-
-
84893630948
-
C-based synthesis experiences with a behavior synthesizer, cyber
-
Munich, Germany
-
K. Wakabayashi, "C-based synthesis experiences with a behavior synthesizer, cyber," in Proc. Conf. DATE, Munich, Germany, 1999, pp. 390-393.
-
(1999)
Proc. Conf. DATE
, pp. 390-393
-
-
Wakabayashi, K.1
-
26
-
-
84949791556
-
A c-based synthesis system, bach, and its application
-
Yokohama, Japan
-
T. Kambe, A. Yamada, K. Nishida, K. Okada, M. Ohnishi, A. Kay, P. Boca, V. Zammit, and T. Nomura, "A c-based synthesis system, bach, and its application, (invited talk)," in Proc. ASP-DAC, Yokohama, Japan, 2001, pp. 151-155.
-
(2001)
Proc. ASP-DAC
, pp. 151-155
-
-
Kambe, T.1
Yamada, A.2
Nishida, K.3
Okada, K.4
Ohnishi, M.5
Kay, A.6
Boca, P.7
Zammit, V.8
Nomura, T.9
-
27
-
-
0002392552
-
Hardware synthesis from C/C++
-
Munich, Germany
-
A. Ghosh, J. Kunkel, and S. Liao, "Hardware synthesis from C/C++," in Proc. Conf. DATE. Munich, Germany, 1999, pp. 387-389.
-
(1999)
Proc. Conf. DATE
, pp. 387-389
-
-
Ghosh, A.1
Kunkel, J.2
Liao, S.3
-
28
-
-
33646414719
-
Interface synthesis using memory mapping for an FPGA platform
-
Univ. California, Irvine, Jun.
-
M. Luthra, S. Gupta, N. Dutt, R. Gupta, and A. Nicolau, "Interface synthesis using memory mapping for an FPGA platform," Univ. California, Irvine, Tech. Rep. 03-20, Jun. 2003.
-
(2003)
Tech. Rep.
, vol.3
, Issue.20
-
-
Luthra, M.1
Gupta, S.2
Dutt, N.3
Gupta, R.4
Nicolau, A.5
-
29
-
-
0036907086
-
High-level synthesis of distributed logic-memory architectures
-
San Jose, CA.
-
C. Huang, S. Ravi, A. Raghunathan, and N. K. Jha, "High-level synthesis of distributed logic-memory architectures," in Proc. IEEE/ACM ICCAD. San Jose, CA. 2002, pp. 564-571.
-
(2002)
Proc. IEEE/ACM ICCAD
, pp. 564-571
-
-
Huang, C.1
Ravi, S.2
Raghunathan, A.3
Jha, N.K.4
-
30
-
-
0034592554
-
Adapting software pipelining for reconflgurable computing
-
Grenoble, France
-
T. J. Callahan and J. Wawrzynek, "Adapting software pipelining for reconflgurable computing," in Proc. Int. Conf. CASES, Grenoble, France. 2000, pp. 57-64.
-
(2000)
Proc. Int. Conf. CASES
, pp. 57-64
-
-
Callahan, T.J.1
Wawrzynek, J.2
-
31
-
-
84941358063
-
SPARK: A high-level synthesis framework for applying parallelizing compiler transformations
-
New Delhi, India, Jan. [Online]
-
S. Gupta, N. Dutt, R. Gupta, and A. Nicolau, "SPARK: A high-level synthesis framework for applying parallelizing compiler transformations," in Proc. VLSI, New Delhi, India, Jan. 2003, pp. 461-466. [Online]. Available: http://www.cecs.uci.edu/~spark/pubs/Spark-System-Vlsi03.pdf
-
(2003)
Proc. VLSI
, pp. 461-466
-
-
Gupta, S.1
Dutt, N.2
Gupta, R.3
Nicolau, A.4
-
32
-
-
84976841171
-
Efficient context-sensitive pointer analysis for C programs
-
La Jolla, CA, [Online]
-
R. P. Wilson and M. Lam, "Efficient context-sensitive pointer analysis for C programs," in Proc. SIGPLAN Conf. Program Language Design and Implementation, La Jolla, CA, 1995, pp. 1-12. [Online]. Available: http://suif.stanford.edu/papers/wilson95/paper.html
-
(1995)
Proc. SIGPLAN Conf. Program Language Design and Implementation
, pp. 1-12
-
-
Wilson, R.P.1
Lam, M.2
-
33
-
-
84943375766
-
Optimizing memory accesses for spatial computation
-
San Francisco, CA, Mar. 23-26, [Online]
-
M. Budiu and S. C. Goldstein. "Optimizing memory accesses for spatial computation," in Proc. Int. ACM/IEEE Symp. CGO, San Francisco, CA, Mar. 23-26, 2003, pp. 216-227. [Online]. Available: http: //www-2.cs.cmu.edu/ ~mihaib/research/cgo03.pdf
-
(2003)
Proc. Int. ACM/IEEE Symp. CGO
, pp. 216-227
-
-
Budiu, M.1
Goldstein, S.C.2
-
34
-
-
84984058313
-
Dependence flow graphs: An algebraic approach to program dependencies
-
Orlando, FL, [Online]
-
K. Pingali, M. Beck, R. Johnson, M. Moudgill, and P. Stodghill, "Dependence flow graphs: An algebraic approach to program dependencies," in Proc. POPL, Orlando, FL, 1991, vol. 18, pp. 67-78. [Online]. Available: http://iss.cs.cornell.edu/Publications/Papers/popl.91
-
(1991)
Proc. POPL
, vol.18
, pp. 67-78
-
-
Pingali, K.1
Beck, M.2
Johnson, R.3
Moudgill, M.4
Stodghill, P.5
-
35
-
-
0003418582
-
-
Ph.D. dissertation, Dept. Comput. Sci., Eindhoven Univ. Technol., Eindhoven, The Netherlands, Jun.
-
A. M. G. Peeters, "Single-rail handshake circuits," Ph.D. dissertation, Dept. Comput. Sci., Eindhoven Univ. Technol., Eindhoven, The Netherlands, Jun. 1996.
-
(1996)
Single-rail Handshake Circuits
-
-
Peeters, A.M.G.1
-
36
-
-
0024683698
-
Micropipelines: Turing award lecture
-
Jun. [Online]
-
I. Sutherland, "Micropipelines: Turing award lecture," Commun. ACM, vol. 32, no. 6, pp. 720-738, Jun. 1989. [Online]. Available: http://www.acm.org/pubs/citations/journals/cacm/1989-32-6/p720-sutherland
-
(1989)
Commun. ACM
, vol.32
, Issue.6
, pp. 720-738
-
-
Sutherland, I.1
-
37
-
-
77957944949
-
Priority arbiters
-
Eilat, Israel
-
A. Bystrov, D. J. Kinniment, and A. Yakovlev, "Priority arbiters," in Proc. 6th Int. Symp. ASYNC, Eilat, Israel, 2000, pp. 128-137.
-
(2000)
Proc. 6th Int. Symp. ASYNC
, pp. 128-137
-
-
Bystrov, A.1
Kinniment, D.J.2
Yakovlev, A.3
-
39
-
-
0031339427
-
MediaBeneh: A tool for evaluating and synthesizing multimedia and communications systems
-
Research Triangle Park, NC, [Online]
-
C. Lee,M. Potkonjak,and W. H. Mangione-Smith, "MediaBeneh: A tool for evaluating and synthesizing multimedia and communications systems." in Proc. 30th Annu. IEEE/ACM Int. Symp. Microarchitecture, Research Triangle Park, NC, 1997, pp. 330-335. [Online]. Available: http://www.icsl.ucla.edu/~billms/ Publications/mediabench.ps
-
(1997)
Proc. 30th Annu. IEEE/ACM Int. Symp. Microarchitecture
, pp. 330-335
-
-
Lee, C.1
Potkonjak, M.2
Mangione-Smith, W.H.3
-
40
-
-
0027928779
-
The program structure tree: Computing control regions in linear time
-
Orlando, FL, Jun.
-
R. Johnson, D. Pearson, and K. Pingali, "The program structure tree: Computing control regions in linear time," in Proc. SIGPLAN Conf. PLDI, Orlando, FL, Jun. 1994, pp. 171-185.
-
(1994)
Proc. SIGPLAN Conf. PLDI
, pp. 171-185
-
-
Johnson, R.1
Pearson, D.2
Pingali, K.3
-
41
-
-
12844273425
-
Spatial computation
-
Boston, MA, Oct. [Online]
-
M. Budiu, G. Venkataramani, T. Chelcea, and S. C. Goldstein, "Spatial computation," in Proc. Int. Conf. ASPLOS, Boston, MA, pp. 14-26, Oct. 2004. [Online]. Available: http://www.cs.cmu.edu/~mihaib/research/ asplos04.pdf
-
(2004)
Proc. Int. Conf. ASPLOS
, pp. 14-26
-
-
Budiu, M.1
Venkataramani, G.2
Chelcea, T.3
Goldstein, S.C.4
-
42
-
-
84962163449
-
MASE: A novel architecture for detailed microarchitectural modeling
-
Tucson, AZ, Nov. 4-6
-
E. Larson, S. Chatterjee, and T. Austin, "MASE: A novel architecture for detailed microarchitectural modeling," in Proc. IEEE ISPASS, Tucson, AZ, Nov. 4-6, 2001, pp. 1-9.
-
(2001)
Proc. IEEE ISPASS
, pp. 1-9
-
-
Larson, E.1
Chatterjee, S.2
Austin, T.3
-
43
-
-
0033903824
-
A global wiring paradigm for deep submicron design
-
Feb.
-
D. Sylvester and K. Keutzer, "A global wiring paradigm for deep submicron design," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 19, no. 2, pp. 242-252, Feb. 2000.
-
(2000)
IEEE Trans. Comput.-aided Des. Integr. Circuits Syst.
, vol.19
, Issue.2
, pp. 242-252
-
-
Sylvester, D.1
Keutzer, K.2
|