MASE: A novel infrastructure for detailed microarchitectural modeling

2001 IEEE International Symposium on Performance Analysis of Systems and Software, ISPASS 2001

Volumn , Issue , 2001, Pages 1-9

  Larson, Eric ^a   Chatterjee, Saugata ^a   Austin, Todd ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE;

ARCHITECTURAL SIMULATION; FUNCTIONAL COMPONENTS; FUNCTIONAL PERFORMANCE MODELS; FUNCTIONAL SIMULATORS; MICRO-ARCHITECTURE DESIGN; MULTI PROCESSOR SYSTEMS; PERFORMANCE SIMULATOR; PERFORMANCE STATISTICS;

SIMULATORS;

EID: 84962163449     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISPASS.2001.990668     Document Type: Conference Paper

References (26)

1. A. Agarwal, R. Sites, and M. Horowitz. ATUM: A new technique for capturing address traces using microcode. Proc. of the 13th Annual Int. Symposium on Computer Architecture, June 1986.
2. T. Austin. DIVA: A Dynamic Approach to Microprocessor Verification. Journal of Instruction-Level Parallelism Vol. 2, Jun. 2000.
3. S. Breach. Design and Evaluation of a Multiscalar Processor. Ph.D. thesis, University of Wisconsin-Madison, 1999.
4. B. Calder, G. Reinman, D. Tullsen. Selective Value Prediction. Proc. of the 26th Annual Int. Symposium on Computer Architecture, May 1999.
5. J. Bondi, A. Nanda, and S. Dutta. Integrating a misprediction recovery cache (MRC) into a superscalar pipeline. Proc. of the 29th Annual Int. Symposium on Microarchitecture, Dec. 1996.
6. D. Burger and T. Austin. The SimpleScalar Tool Set, Version 2.0. University of Wisconsin Computer Sciences Technical Report #1342, June 1997.
7. R. Desikan, D. Burger, and S. Keckler. Measuring Experimental Error in Microprocessor Simulation. Proc. of the 28th Annual Int. Symposium on Computer Architecture, July 2001.
8. T. Diep. VMW: A Visualization-based Microarchitecture Workbench. Ph.D. thesis, Carnegie Mellon University, June 1995.
9. J. Dundas and T. Mudge. Improving Data Cache Performance by Pre-executing Instructions Under a Cache Miss. Proc. of the 1997 Int. Conference on Supercomputing, July 1997.
10. J. Edler and M. Hill. Dinero IV Trace-Driven Uniprocessor Cache Simulator, http://www.neci.nj.nec.com/homepages/edler/d4.
11. A. Lai and B. Falsafi. Memoiy sharing predictor: The key to a speculative coherent DSM. Proc. of the 26th Annual Int. Symposium on Computer Architecture, May 1999.
12. M. Lipasti, C. Wilkerson, J. Shen. Value locality and load value prediction. Proc. of the 7th Int. Conf. on Architectural Support for Programming Languages and Operating Systems, Oct. 1996.
13. P. Magnusson, F. Dahlgren, H. Grahn, M. Karlsson, F. Larsson, F. Lundholm, A. Moestedt, J. Nilsson, P. Stenström, and B. Werner. SimICS/sun4m: A Virtual Workstation. Usenix Annual Technical Conference, June 1998.
14. A. Moshovos and G. Sohi. Memory Dependence Speculation Tradeoffs in Centralized, Continuous-Window Superscalar Processors. The 6th Annual Int. Symposium on High Performance Computer Architecture, Jan 2000.
15. M. Moudgill, J. Wellman, J. Moreno. Environment for PowerPC Microarchitecture Exploration. IEEE Micro, May/June 1999.
16. V. Pai, P. Ranganathan, and S. Adve. RSIM Reference Manual. Version 1.0. Technical Report 9705, Department of Electrical and Computer Engineering, Rice University, July 1997.
17. D. Papworth. Tuning the Pentium Pro Microarchitecture. IEEE Micro, April 1996.
18. M. Rosenblum, S. Herrod, E. Witchel, and A. Gupta. Complete computer system simulation: the SIMOS approach. IEEE Parallel & Distributed Technology: Systems & Applications, Winter 1995.
19. A. Sodani and G. Sohi. Dynamic Instruction Reuse. Proc. of the 24th Int. Symposium on Computer Architecture, June 1997.
20. A. Srivastava and A. Eustace. ATOM: A system for building customized program analysis tools. Proc. of the 1994 Symposium on Programming Language Design and Implementation, June 1994.
21. K. Sundaramoorthy, Z. Purser, and E. Rotenberg. Slipstream Processors: Improving both Performance and Fault Tolerance. Proc. of the 9th Int. Conference on Architectural Support for Programming Languages and Operating Systems, Nov. 2000.
22. R. Sugumar and S. Abraham. cheetah - Single-pass simulator for direct-mapped, set-associative and fully associative caches. Unix Manual Page, 1993.
23. TraceBase. Parallel Architecture Research Laboratory, New Mexico State University, http://tracebase.nmsu.edu/tracebase.html.
24. D. Tullsen, S. Eggers, and H. Levy. Simultaneous Multithreading: Maximizing On-Chip Parallelism. Proc. of the 22nd Annual Int. Symposium on Computer Architecture, June 1995.
25. R. Uhlig, R. Fishtein, O. Gershon, I. Hirsh, and H. Wang. SoftSDV: A Pre-silicon Software Development for the IA-64 Architecture. Intel Technology Journal, 4th quarter 1999.
26. J. Veenstra and R. Fowler. MINT: a front end for efficient simulation of shared-memory multiprocessors. Proc. of the 2nd Int. Workshop on Modeling, Analysis and Simulation of Computer and Telecommunications Systems, Jan. 1994.