Techniques for synthesizing binaries to an advanced register/memory structure

ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA

Volumn , Issue , 2005, Pages 118-124

  Stitt, Greg ^a   Guo, Zhi ^a   Vahid, Frank ^b   Najjar, Walid ^a  

^a University of California Riverside   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Binaries; Decompilation; Embedded systems; FPGA; Smart buffers; Synthesis

Indexed keywords

COMPUTER AIDED SOFTWARE ENGINEERING; DATA STORAGE EQUIPMENT; EMBEDDED SYSTEMS; FIELD PROGRAMMABLE GATE ARRAYS; INFORMATION ANALYSIS; OPTIMIZATION; PROGRAM COMPILERS; PROGRAM PROCESSORS; SHIFT REGISTERS;

BINARIES; DECOMPILATION; MEMORY STRUCTURES; SMART BUFFERS;

BINARY SEQUENCES;

EID: 20344375498     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1046192.1046208     Document Type: Conference Paper

References (17)

1. K. Bondalapati, P. Diniz, P. Duncan, J. Granacki, M. Hall, R. Jain, and H. Ziegler. DEFACTO: A Design Environment for Adaptive Computing Technology. In Reconfigurable Architectures Workshop, RAW'99, April 1999.
2. D. Burger and T.M. Austin. The SimpleScalar Tool Set, Version 2.0. University of Wisconsin-Madison Computer Sciences Department Technical Report #1342. June, 1997.
3. C. Cifuentes. Structuring Decompiled Graphs. In Proceedings of the International Conference on Compiler Construction, volume 1060 of Lecture Notes in Computer Science, pg. 91-105. April 1996.
4. C. Cifuentes, D. Simon, A. Fraboulet. Assembly to High-Level Language Translation. Department of Compter Science and Electrical Engineering, University of Queensland. Technical Report 439, August 1998.
5. C. Cifuentes, M. Van Emmerik, D.Ung, D. Simon, T. Waddington. Preliminary Experiences with the Use of the UQBT Binary Translation Framework. Proceedings of the Workshop on Binary Translation, Newport Beach, USA, October 1999.
6. CriticalBlue. http://www.criticalblue.com.
7. Z. Guo, A. B. Buyukkurt and W. Najjar. Input Data Reuse In Compiling Window Operations Onto Reconfigurable Hardware, Proc. ACM Symp. On Languages, Compilers and Tools for Embedded Systems (LCTES 2004), Washington DC, June 2004.
8. G. Holloway and M. D. Smith. Machine SUIF Control Flow Graph Library. Division of Engineering and Applied Sciences, Harvard University 2002.
9. G. Holloway and A. Dimock. The Machine SUIF Bit-Vector Data-Flow-Analysis Library. Division of Engineering and Applied Sciences, Harvard University 2002.
10. G. Holloway. The Machine-SUIF Static Single Assignment Library. Division of Engineering and Applied Sciences, Harvard University 2002.
11. R. Lysecky, F. Vahid, S. Tan. Dynamic FPGA Routing for Just-in-Time Compilation. IEEE/ACM Design Automation Conference (DAC), June 2004.
12. Machine-SUIF. http://www.eecs.harvard.edu/hube/research/machsuif.html, 2004.
13. G. Mittal, D. Zaretsky, X. Tang, and P. Banerjee, "Overview of the FREEDOM Compiler for Mapping DSP software to FPGAs," Proc. IEEE Conference on FPGA based Custom Computing Machines (FCCM), Napa Valley, Apr. 2004.
14. G. Stitt, R. Lysecky, F. Vahid. Dynamic Hardware/Software Partitioning: A First Approach. Proc. Of the 40th Design Automation Conference (DAC), 2003.
15. G. Stitt and F. Vahid. Binary-Level Hardware/Software Partitioning of MediaBench, NetBench, and EEMBC Benchmarks. University of California, Riverside Technical Report UCR-CSE-03-01. January 2003.
16. G. Stitt and F. Vahid. Hardware/Software Partitioning of Software Binaries. IEEE/ACM International Conference on Computer Aided Design, November 2002.
17. SUIF Compiler System. http://suif.stanford.edu, 2004.