메뉴 건너뛰기




Volumn , Issue , 2000, Pages 128-137

Priority arbiters

Author keywords

[No Author keywords available]

Indexed keywords

ARCHITECTURAL FEATURES; ASYNCHRONOUS DESIGN; CONTROL FLOWS; DATA PATHS; SHARED RESOURCES; SPEED-INDEPENDENT; TREE STRUCTURES;

EID: 77957944949     PISSN: 15228681     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASYNC.2000.836990     Document Type: Conference Paper
Times cited : (40)

References (10)
  • 1
    • 77957960812 scopus 로고    scopus 로고
    • On-chip buses enable block based ASIC/FPGA design
    • Oct. Bracknell
    • Thorne, N.: 'On-chip buses enable block based ASIC/FPGA design', IP'97-Europe, Oct. 1997, Bracknell.
    • (1997) IP'97-Europe
    • Thorne, N.1
  • 4
    • 0345356763 scopus 로고
    • Designing arbiters using petri nets
    • VLSI Systems Research Center, Israel Institute of Technology, Haifa, Israel
    • Yakovlev, A.: 'Designing arbiters using Petri nets', 1995 Israel Workshop on Asynchronous VLSI, 1995, VLSI Systems Research Center, Israel Institute of Technology, Haifa, Israel, pp. 179-201.
    • (1995) 1995 Israel Workshop on Asynchronous VLSI , pp. 179-201
    • Yakovlev, A.1
  • 7
    • 0032656236 scopus 로고    scopus 로고
    • Ordered arbiters
    • 27 May
    • Bystrov, A., Yakovlev, A.: 'Ordered Arbiters', IEE Electronics Letters, 27 May 1999, vol. 35, No 11, pp. 877-879.
    • (1999) IEE Electronics Letters , vol.35 , Issue.11 , pp. 877-879
    • Bystrov, A.1    Yakovlev, A.2
  • 8
    • 0017007313 scopus 로고
    • Synchronisation and arbitration circuits in digital systems
    • Oct
    • Kinniment, D.J., Woods, J.V.: 'Synchronisation and arbitration circuits in digital systems', Proc. IEE, Oct 1976, Vol 123 No 10, pp. 961-966.
    • (1976) Proc. IEE , vol.123 , Issue.10 , pp. 961-966
    • Kinniment, D.J.1    Woods, J.V.2
  • 9
    • 0030388591 scopus 로고    scopus 로고
    • CMOS design of the tree arbiter element
    • Josephs MB, Yantchev J. CMOS Design of the Tree Arbiter Element. IEEE Trans. on VLSI Systems, 1996, Vol. 4, No. 4, pp. 472-476.
    • (1996) IEEE Trans. on VLSI Systems , vol.4 , Issue.4 , pp. 472-476
    • Josephs, M.B.1    Yantchev, J.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.