High-level synthesis: An essential ingredient for designing complex ASICs

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2004, Pages 775-782

  Arvind, ^a   Nikhil, Rishiyur S ^b   Rosenband, Daniel L ^a   Dave, Nirav ^a  

^a MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

^b Bluespec Inc   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CLOCK CYCLE TIME; DATA-PATHS; HIGH-LEVEL DESIGN; MICROARCHITECTURES;

CMOS INTEGRATED CIRCUITS; COMPUTER HARDWARE; COMPUTER SOFTWARE; HIGH LEVEL LANGUAGES; LOGIC DESIGN; PERFORMANCE; PROBLEM SOLVING;

APPLICATION SPECIFIC INTEGRATED CIRCUITS;

EID: 16244378581     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (18)

1. ARVIND, AND SHEN, X. Using Term Rewriting Systems to Design and Verify Processors. IEEE Micro 19, 3 (1998), 36-46.
2. AUGUSTSSON, L., SCHWARZ, J., AND NIKHIL, R. S. Bluespec Language Definition, 2001. Sandhurst Corp.
3. BACK, R., AND KURKI-SUONIO, R. Decentralization of Process Nets with Centralized Control. In Proc. 2nd. Ann. ACM Symp. on Principles of Distributed Computing (1983), pp. 131-142.
4. BLUESPEC, INC. Interra Systems' Benchmarking of Bluespec Compiler Uncovers No Compromises in Quality of Results (QoR), May 3 2004. www.bluespec.com/news/press.htm, www.bluespec.com/images/pdfs/ InterraReport042604.pdf.
5. CHANDY, K., AND MISRA, J. Parallel Program Design: A Foundation. Addison Wesley, 1988.
6. DAVE, N. Designing a Reorder Buffer in Bluespec. In Proc. MEMOCODE'04 (June 2004).
7. DILL, D. L. The Murphi Verification System. In Proc. 8th Intl. Conf., on Computer Aided Verification (1996), Springer Verlag LNCS 1102, pp. 390-393.
8. GAJSKI, D. High-level Synthesis: Introduction to Chip and System Design. Kluwer Academic, Boston, 1992.
9. GAJSKI, D. SpecC : Specification Language and Methodology. Kluwer Academic, Boston, 2000.
10. HOE, J. C. Operation-Centric Hardware Description and Synthesis. PhD thesis, MIT, June 2000.
11. HOE, J. C., AND ARVIND. Synthesis of Operation-Centric Hardware Descriptions. In IEEE/ACM Intl. Conf., on Computer Aided Design (ICCAD) (2000), pp. 511-518.
12. LAMPORT, L. Specifying Systems: The TLA+ Language and Tools for Hardware and Software Engineers. Addison-Wesley Professional (Pearson Education), 2002.
13. NORDIN, G., AND HOE, J. C. Synchronous Extensions to Operation-Centric Hardware Description Languages. In Proc. MEMOCODE'04 (June 2004).
14. PLOSILA, J., AND SERE, K. Action Systems in Pipelined Processor Design. In Proc. 3rd. Intl. Symp. on Adv. Res. in Asynchronous Circuits and Systems (1997), pp. 156-166.
15. ROSENBAND, D. L. The Ephemeral History Register: Flexible Scheduling for Rule-Based Designs. In Proc. MEMOCODE'04 (June 2004).
16. ROSENBAND, D. L., AND ARVIND. Modular Scheduling of Guarded Atomic Actions. In Proc. 41st DAC (June 2004).
17. STAUNSTRUP, J., AND GREENSTREET, M. From High-Level Descriptions to VLSI Circuits. BIT 28, 3 (1988), 620-638.
18. SYNOPSYS. Behavioral Compiler/Behavioral Synthesis. www.synopsys.com/ products/beh_syn/beh_syn.html.