Bounds on the number of slicing, mosaic, and general floorplans

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 22, Issue 10, 2003, Pages 1354-1361

  Shen, Zion Cien ^a   Chu, Chris C N ^a  

^a Iowa State University of Science and Technology   (United States)

Author keywords

Asymptotic bounds; General floorplan; Mosaic floorplan; Slicing floorplan

Indexed keywords

ASYMPTOTIC STABILITY; BOUNDARY CONDITIONS; COMPUTATIONAL COMPLEXITY; COMPUTER AIDED DESIGN; PERTURBATION TECHNIQUES; RANDOM PROCESSES; RECURSIVE FUNCTIONS; VLSI CIRCUITS;

ASYMPTOTIC BOUNDS; GENERAL FLOORPLAN; MOSAIC FLOORPLAN; SLICING FLOORPLAN;

INTEGRATED CIRCUIT LAYOUT;

EID: 0142054811     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2003.818136     Document Type: Article

References (19)

1. M. S. Saliq and Y. Habib, VLSI Physical Design Automation. New York: IEEE Press, 1997.
2. S. Naveed, Algorithms for VLSI Physical Design Automation, 3 ed. New York: Kluwer Academic, 1999.
3. K. Andrew, "Classical floorplanning harmful?," in Proc. Int. Symp. Physical Design, 2000, pp. 207-213.
4. D. F. Wong, H. W. Leong, and C. L. Liu, Simulated Annealing for VLSI Design. New York: Kluwer Academic, 1988.
5. D. F. Wong and C. L. Liu, "A new algorithm for floorplan design," in Proc. ACM/IEEE Design Automation Conf., 1986, pp. 101-107.
6. X. Hong, G. Huang, Y. Cai, J. Gu, S. Dong, C. K. Cheng, and J. Gu, "Corner block list: Corner block list: An effective and efficient topological representation of nonslicing floorplan," in Proc. IEEE/ACM Int. Conf. Computer-Aided Design, 2000, pp. 8-12
7. T. Ohtsuki, N. Suzigama, and H. Hawanishi, An Optimization Technique for Integrated Circuit Layout Design, 1970, pp. 67-68.
8. R. H. J. M. Otten, "Automatic floorplan design," in Proc. ACM/IEEE Design Automation Conf., 1982, pp. 261-267.
9. D. E. Knuth, The Art of Computer Programming, Fundamental Algorithms, 2 ed. Reading, MA: Addison-Wesley, 1973, vol. 1.
10. K. Sakanushi and Y. Kajitani, "The quarter-state sequence (Q-sequence) to represent the floorplan and applications to layout optimization," in Proc. Asian Pacific Conf. Circuit Syst., 2000, pp. 829-832
11. H. Onodera, Y. Taniquchi, and K. Tamaru, "Branch-and-bound placement for building block layout," in Proc. ACM/IEEE Design Automation Conf., 1991, pp. 433-439.
12. H. Murata, K. Fujiyoshi, S. Nakatake, and Y. Kajitani, "Rectangular-packing-based module placement," in Proc. IEEE/ACM Int. Conf. Computer-Aided Design, 1995, pp. 472-479.
13. S. Nakatake, K. Fujiyoshi, H. Murata, and Y. Kajitani, "Module placement on BSG-structure and IC laylot applications," in Proc. IEEE/ACM Int. Conf. Computer-Aided Design, 1996, pp. 484-491.
14. P.-N. Guo, C.-K. Cheng, and T. Yoshimura, "An O-tree representation of nonslicing floorplan and its application," in Proc. ACM/IEEE Design Automation Conf., 1999, pp. 268-273.
15. Y. C. Chang, Y. W. Chang, G. M. Wu and S. W. Wu, "B *-trees: An new representation for nonslicing floorplans," in Proc. ACM/IEEE Design Automation Conf., 2000, pp. 458-463.
16. S. Zhou, S. Dong, X. Hong, Y. Cai, and C.-K. Cheng, "ECBL: An extended corner block list with solution space including optimum placement," in Proc. Int. Symp. Physical Design, 2001, pp. 156-161.
17. C. Zhuang, K. Sakanushi, L. Jin, and Y. Kajitani, "An enhanced Q-sequence augmented with empty-room-insertion and parenthesis trees," in Proc. Conf. Design Automation and Test in Europe, 2002, pp. 61-68.
18. F. Y. Young, C. Chu, and Z. C. Shen, "Twin binary sequences: A nonredundant representation for general nonslicing floorplan," in Proc. Int. Symp. Physical Design, 2002, pp. 196-201.
19. B. Yao, H. Y. Chen, C.-K. Cheng, and R. Graham, "Revisiting floorplan representations," in Proc. Int. Symp. Physical Design, 2001, pp. 138-143.