An enhanced Q-sequence augmented with empty-room-insertion and parenthesis trees

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2002, Pages 61-68

  Zhuang, Changwen ^a   Sakanushi, Keishi ^a   Jin, Liyan ^a,b   Kajitani, Yoji ^a,b  

^a The University of Kitakyushu   (Japan)

^b TOKYO INSTITUTE OF TECHNOLOGY   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

EMPTY ROOMS; FLOOR-PLANNING; FLOORPLANS; PACKING ALGORITHMS; Q-SEQUENCE; SEARCH ALGORITHMS; VLSI PLACEMENT;

ALGORITHMS; DESIGN; EXHIBITIONS; SIMULATED ANNEALING;

FORESTRY;

EID: 0344017702     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2002.998250     Document Type: Conference Paper

References (15)

1. M. Abe, "Covering the square by squares without overlapping," Journal of Japan Mathematical Physics, Vol. 4, No. 4, pp. 359-366, 1930 (in Japanese).
2. Y.-C. Chang, Y. W. Chang, G.-M. Wu, and S. W. Wu, "B*-Tree: A New Representation for Non-Slicing Floorplan," Proc. of 37th DAC, pp. 458-463, 2000.
3. P. S. Dasgupta, S. Sur-Kolay, and B. B. Bhattacharya, "A Unified Approach to Topology Generation and Optimal Sizing of Floorplans, Trans. on CAD, Vol. 17, No.2, pp. 126-1335, 1998.
4. P. N. Guo, C. K. Cheng, and T. Yoshimura, "An O-Tree Representation of Non-Slicing Floorplan and Its Applications," Proc. 36th DAC, pp. 268-273, 1999.
5. X. Hong, S. Dong, Y. Ma, Y. Cai, C.-K. Cheng, and J. Gu, "Corner Block List: An efficient topological representation of Non-Slicing floorplan," Proc. of ICCAD 2000, pp. 8-12, 2000.
6. C. Kodama and K. Fujiyoshi, "Selected Sequence-Pair," Technical Report of IEICE, VLD2001-17, Vol. 101, No. 46, pp. 65-72, 2001 (in Japanese).
7. H. Murata, K. Fujiyoshi, S. Nakatake, and Y. Kajitani, "VLSI Module Placement Based on Rectangle-Packing by the Sequence-Pair," Trans. on CAD, Vol. 15, No. 12, pp. 1518-1524, 1996.
8. H. Murata, K, Fujiyoshi, T. Watanabe, and Y. Kajitani, "A Mapping from Sequence-Pair to Rectangular Dissection," Proc. of ASPDAC 97, pp. 625-633, 1997.
9. S. Nakatake, H. Murata, K. Fujiyoshi, and Y. Kajitani, "Module Packing Based on the BSG-Structure and IC Layout Applications," Trans. on CAD, Vol. 17, No. 6, pp. 519-530, 1998.
10. R. H. J. M. Otten, "Automatic floorplan design," Proc. of 19th DAC, pp. 261-267, 1982.
11. Y. Pang, C. K. Cheng, and T. Yoshimura, "An Enhanced Perturbing Algorithm for Floorplan Design using the O-Tree Representation," Proc. of ISPD 2000, pp. 168-173, 2000.
12. K. Sakanushi and Y. Kajitani, "The Quarter-State Sequence (Q-Sequence) to Represent the Floorplan and Applications to Layout Optimization," Proc. of IEEE Asia Pacific Conference Circuits And Systems 2000, pp. 829-832, 2000.
13. T. Takahashi, "A New Encoding Scheme for Rectangle Packing Problem," Proc. of ASPDAC 2000, pp. 175-178, 2000.
14. M. Tsuboi, C. Kodama, K. Fujiyoshi, K. Sakanushi, and A. Takahashi, "Linear Time Decodable Rectangular Dissection to Represent Arbitrary Packing using Q-Sequence," Proc. of The Tenth Workshop on Synthesis And System Integration of MIxed Technologies 2001. pp. 272-278, 2001.
15. D. F. Wong and C. L. Liu, "A New Algorithm for Floorplan Design," Proc. of 23rd DAC, pp. 101-107, 1986.