Geometric programming for circuit optimization

Proceedings of the International Symposium on Physical Design

Volumn , Issue , 2005, Pages 44-46

  Boyd, Stephen P ^a   Kim, Seung Jean ^a  

^a Stanford University   (United States)

Author keywords

Circuit sizing; Convex optimization; Generalised geometric programming; Geometric programming

Indexed keywords

DYNAMIC PROGRAMMING; INTEGRATED CIRCUITS; OPTIMIZATION; PROBLEM SOLVING;

CIRCUIT SIZING; CONVEX OPTIMIZATION; GENERALISED GEOMETRIC PROGRAMMING; GEOMETRIC PROGRAMMING;

COMPUTATIONAL GEOMETRY;

EID: 29144479306     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1055137.1055148     Document Type: Conference Paper

References (41)

1. A. Abou-Seido, B. Nowak, and C. Chu. Fitted Elmore delay: a simple and accurate interconnect delay model, IEEE Transactions on VLSI Systems, 12(7):691-696, 2004.
2. M. Borah, R. Owens, and M. Irwin. A fast algorithm for minimizing the Elmore delay to identified critical sinks. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 16(7):753-759, 1997.
3. S. Boyd, S.-J. Kim, and S. Mohan. Geometric programming and its applications to EDA problems. Design and Test in Europe (DATE) 2005 tutorial, Available from www.stanford.edu/~boyd/date05.html.
4. S. Boyd, S.-J. Kim, D. Patil, and M. Horowitz, Digital circuit optimization via geometric programming. Available from www.stanford.edu/~boyd/~gp_digital_ckt.html, Jan. 2005. Technical Report, Stanford University.
5. S. Boyd, S.-J. Kim, L. Vandenberghe, and A. Hassibi, A tutorial on geometric programming, 2004, Manuscript, Available from www.stanford.edu/boyd/~gp_tutorial.html.
6. S. Boyd and L. Vandenberghe. Convex Optimization. Cambridge University Press, 2004.
7. W. Chen, C.-T. Hseih, and M. Pedram. Simultaneous gate sizing and placement. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 19(2):206-214, Feb. 2000.
8. C. Chu and D. Wong. Closed form solutions to simultaneous buffer insertion/sizing and wire sizing, ACM Transactions on Design Automation of Electronic Systems, 6(3):343-371, 2001.
9. C. Chu and D. Wong. An efficient and optimal algorithm for simultaneous buffer and wire sizing, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 18(9):1297-1304, 1999.
10. C. Chu and D. Wong. VLSI circuit performance optimization by geometric programming. Annals of Operations Research, 105:37-60, 2001.
11. D. Colleran, C. Portmann, A. Hassibi, C. Crusius, S. Mohan, S. Boyd, T. Lee, and M. Hershenson, Optimization of phase-locked loop circuits via geometric programming. In Proceedings of the Custom Integrated Circuits Conference (CICC), pages 326-328, Sept. 2003.
12. J. Cong and C.-K. Koh. Simultaneous driver and wire sizing for performance and power optimization. IEEE Transactions on Very Large Scale Integration Systems, 2(4):408-423, 1994.
13. J. Cong and K.-S. Leung. Optimal wiresizing under Elmore delay model. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 14(3) :321-336, 1995.
14. J. Cong and Z. Pan. Wire width planning for interconnect performance optimization. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 21(3):319-329, 2002.
15. J. Dawson, S. Boyd, M. Hershenson, and T. Lee. Optimal allocation of local feedback in multistage amplifiers via geometric programming. IEEE Transactions on Circuits and Systems I, 48(1):1-11, January 2001.
16. J. Fishburn and A. Dunlop. TILOS: A posynomial programming approach to transistor sizing. In IEEE International Conference on Computer-Aided Design: ICCAD-85. Digest of Technical Papers, pages 326-328. IEEE Computer Society Press, 1985.
17. Y. Gao and D. Wong. Optimal shape function for a bidirectional wire under Elmore delay model. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 18(7):994-999, 1999.
18. M. Hershenson. Design of pipeline analog-to-digital converters via geometric programming. In Proceedings of the IEEE/ACM International Conference on Computer Aided Design, pages 317-324, San Jose, CA, November 2002.
19. M. Hershenson, S. Boyd, and T. Lee. GPCAD: A tool for CMOS op-amp synthesis. In Proceedings of the IEEE/ACM International Conference on Computer Aided Design, pages 296-303, Nov. 1998.
20. M. Hershenson, A. Hajimiri, S. Mohan, S. Boyd, and T. Lee. Design and optimization of LC oscillators. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pages 65-69, 1999.
21. I. Jiang, Y. Chang, and J. Jou. Crosstalk-driven interconnect optimization by simultaneous gate and wire sizing, IEEE Transactions on Computer-Aided, Design of Integrated Circuits and Systems, 19(9):999-1010, 2000.
22. K. Kasamsetty, M. Ketkar, and S. Sapatnekar. A new class of convex functions for delay modeling and its application to the transistor sizing problem. IEEE Transactions on Computer-Aided Design of Integrated Circuit's and Systems, 19(7);779-788, July 2000.
23. R. Kay and L. Pileggi, EWA: Efficient wiring-sizing algorithm for signal nets and clock nets. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 17(1):40-49, Jan. 1998.
24. S.-J. Kim, S. Boyd, S. Yun, D. Patil, and M. Horowitz. A heuristic for optimizing stochastic activity networks with applications to statistical digital circuit sizing, 2005. Manuscript. Available from www.stanford.edu/~boyd/heur_san_opt.html.
25. Y.-M. Lee, C. Chen, and D. Wong, Optimal wire-sizing function under the Elmore delay model with bounded wire sizes. IEEE Transactions on Circuits and Systems 1: Fundamental Theory and Applications, 49(11):1671-1677, 2002.
26. T. Lin and L. Pileggi. RC(L) interconnect sizing with second order considerations via posynomial programming. In Proceedings of the ACM/SIC DA International Symposium on Physical Design, pages 16-21, Sonoma, CA, June 2001.
27. P. Mandal and V. Visvanathan. CMOS op-amp sizing using a geometric programming formulation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 20(1);22-38, Jan. 2001.
28. S. Mohan, M. Hershenson, S. Boyd, and T. Lee. Simple accurate expressions for planar spiral inductances. IEEE Journal of Solid-State Circuit, 34(10):1419-1424, Oct. 1999.
29. S. Mohan, M. Hershenson, S. Boyd, and T. Lee, Bandwidth extension in CMOS with optimized on-chip inductors. IEEE Journal of Solid-State Circuits, 35(3):346-355, March 2000.
30. D. Patil, Y. Yun, S.-J. Kim, S. Boyd, and M. Horowitz. A new method for robust design of digital circuitss, 2004. To be presented at International Symposium on Quality Electronic Design (ISQED) 2005.
31. M. Pattanaik, S. Banerjee, and B. Bahinipati. GP based transistor sizing for optimal design of nanoscale CMOS inverter. In IEEE Conference on Nanotechnology, pages 524-527, Aug. 2003.
32. Z. Qin and C.-K. Cheng. Realizable parasitic reduction using generalized Y-A transformation. In Proceedings of the 40th IEEE/ACM Design Automation Conference, pages 220-225, June 2003.
33. J. Rubenstein, P. Penfield, and M. Horowitz. Signal delay in RC tree networks. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2(3):202-211. July 1983.
34. S. Sapatnekar. Wire sizing as a convex optimization problem: Exploring the area-delay tradeoff. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 15:1001-1011, Aug. 1996.
35. S. Sapatnekar. Timing. Kluwer Academic Publishers, 2004.
36. S. Sapatnekar and W. Chuang. Power-delay optimization in gate sizing. ACM Transactions on Design Automation of Electronic Systems, 5(1):98-114, 2000.
37. S. Sapatnekar, V. Rao, P. Vaidya, and S. Kang. An exact solution to the transistor sizing problem for CMOS circuits using convex optimization. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 12(11):1621-1634, Nov. 1993.
38. I. Sutherland, B. Sproul, and D. Harris. Logical Effort: Designing Fast CMOS Circuits. Morgan Kaufmann Publishers, San Francisco, CA, 1999.
39. J. Vanderhaegen and R. Brodersen. Automated design of operational traiisconductance amplifiers using reversed geometric programming. In Proceedings of the 41st IEEE/ACM Design Automation Conference, pages 133-138, San Diego, CA, June 2004.
40. Y. Xu, L. Pileggi, and S. Boyd, ORACLE: Optimization with recourse of analog circuits including layout extraction. In Proceedings of the 41st IEEE/ ACM Design Automation Conference, pages 151-154, San Diego, CA, June 2004.
41. F. Young, C. Chu, W. Luk, and Y. Wong. Handling soft modules in general nonslicing floorplan using Lagrangian relaxation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 20(5):687-629, May 2001.