Optimal shape function for a bidirectional wire under Elmore delay model

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 18, Issue 7, 1999, Pages 994-999

  Gao, Youxin ^a   Wong, D F ^a  

^a University of Texas at Austin   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CAPACITANCE; DELAY CIRCUITS; ELECTRIC NETWORK PARAMETERS; ELECTRIC WIRE; FUNCTIONS; MATHEMATICAL MODELS;

BIDIRECTIONAL WIRE; ELMORE DELAY MODEL; OPTIMAL SHAPE FUNCTION;

INTEGRATED CIRCUIT LAYOUT;

EID: 0032660942     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.771180     Document Type: Article

References (14)

1. C.-P. Chen Y. P. Chen and D. F. Wong Optimal wire-sizing formula under the Elmore delay model in Proc. ACM/IEEE DAC June 1996 pp. 487-490.
2. C.-P. Chen and D. F. Wong Optimal wire-sizing function with fringing capacitance consideration in Proc. ACM/IEEE DAC June 1997 pp. 604-607.
3. J. P. Fishburn and C. A. Schevon Shaping a distributed RC line to minimize Elmore delay IEEE Trans. Circuits and Systems - I vol. 42 pp. 1020-1022 Dec. 1995.
4. J. P. Fishburn Shaping a VLSI wire to minimize Elmore delay in Proc. ED & TC 1997.
5. W. C. Elmore The transient response of damped linear network with particular regard to wide-band amplifier J. Appl. Phys. vol. 19 pp. 55-63 Jan. 1948.
6. J. Rubinstein P. Penfield and M. A. Horowitz Signal delay in RC tree network IEEE Trans. Computer-Aided Design vol. CAD-2 pp. 202-211 July 1983.
7. T. Sakurai and K. Tamaru Simple formulas for two- and three-dimensional capacitance IEEE Trans. Electron Devices vol. ED-30 no. 2 pp. 183-185 Feb. 1983.
8. T. Sakurai Closed-form expressions for interconnection delay coupling and crosstalk in VLSI's IEEE Trans. Electron Devices vol. ED-40 no. 1 pp. 118-124 Jan. 1993.
9. L. E. Elsgolc Calculus of Variations. New York: Pergamon 1962.
10. J. Cong and L. He Optimal wire-sizing for interconnects with multiple sources in Proc. IEEE Int. Conf. Computer-Aided Design Nov. 1995 pp. 568-574.
11. J. Cong and P. H. Madden Performance driven routing with multiple sources IEEE Proc. Int. Symp. Circuits and Systems Apr. 1995 vol. 1 pp. 203-206.
12. J. Cong L. He C. K. Koh and P. H. Madden Performance optimization of VLSI interconnect layout Integration the VLSI J. vol. 21 nos. 1 and 2 pp. 1-94 Nov. 1996.
13. R. M. Corless G. M. Gonnet D. E. G. Hare D. J. Jeffrey and D. E. Knuth On the Lambert W function Department of Computer Science University of Waterloo Canada Tech. Rep. CS-93-03. [Online]. Available anonymous ftp from daisy.uwaterloo.ca at /cs-archive/CS-93-03/W.ps.Z.
14. A. Heck Introduction to Maple 2nd ed. Berlin Germany: Springer-Verlag 1996.