메뉴 건너뛰기




Volumn 40, Issue 12, 2005, Pages 2735-2744

An 80-Gb/s 2 31-1 pseudorandom binary sequence generator in SiGe BiCMOS technology

Author keywords

BiCMOS; Clock distribution; Current mode logic; PRBS; SiGe HBT

Indexed keywords

BICMOS; CLOCK DISTRIBUTION; CURRENT-MODE LOGIC (CML); PRBS; SIGE HBT;

EID: 29044436700     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2005.856578     Document Type: Conference Paper
Times cited : (37)

References (21)
  • 1
    • 0037969112 scopus 로고    scopus 로고
    • 43 Gb/s full-rate-clock 16:1 multiplexer and 1:16 demultiplexer with SFI-5 interface in SiGe BiCMOS technology
    • San Francisco, CA, Feb.
    • A. Koyama et al., "43 Gb/s full-rate-clock 16:1 multiplexer and 1: 16 demultiplexer with SFI-5 interface in SiGe BiCMOS technology," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, San Francisco, CA, Feb. 2003, pp. 232-233.
    • (2003) IEEE Int. Solid-state Circuits Conf. (ISSCC) Dig. Tech. Papers , pp. 232-233
    • Koyama, A.1
  • 2
    • 0348195825 scopus 로고    scopus 로고
    • 96 GHz static frequency divider in SiGe bipolar technology
    • San Diego, CA
    • A. Rylyakov and T. Zwick, "96 GHz static frequency divider in SiGe bipolar technology," in IEEE GaAs IC Symp. Tech. Dig., San Diego, CA, 2003, pp. 288-290.
    • (2003) IEEE GaAs IC Symp. Tech. Dig. , pp. 288-290
    • Rylyakov, A.1    Zwick, T.2
  • 5
    • 0042591138 scopus 로고    scopus 로고
    • A SiGe 10-Gb/s multipattern bit error rate tester
    • Philadelphia, PA, Jun.
    • R. Malasani, C. Bourde, and G. Gutierrez, "A SiGe 10-Gb/s multipattern bit error rate tester," in Proc. Radio Frequency IC Symp., Philadelphia, PA, Jun. 2003, pp. 321-324.
    • (2003) Proc. Radio Frequency IC Symp. , pp. 321-324
    • Malasani, R.1    Bourde, C.2    Gutierrez, G.3
  • 7
    • 0031553235 scopus 로고    scopus 로고
    • Application of merged current switch logic for a built-in logic block observer operating at 1 Gbit/s and 1.2V supply
    • Dec.
    • O. Kromat and U. Langmann, "Application of merged current switch logic for a built-in logic block observer operating at 1 Gbit/s and 1.2V supply," Electron. Lett., vol. 33, no. 25, pp. 2111-2113, Dec. 1997.
    • (1997) Electron. Lett. , vol.33 , Issue.25 , pp. 2111-2113
    • Kromat, O.1    Langmann, U.2
  • 8
    • 18744416335 scopus 로고    scopus 로고
    • A 2.5-V 45-Gb/s decision circuit using SiGe BiCMOS logic
    • Apr.
    • T. Dickson, R. Beerkens, and S. Voinigescu, "A 2.5-V 45-Gb/s decision circuit using SiGe BiCMOS logic," IEEE J. Solid-State Circuits, vol. 40, no. 4, pp. 994-1003, Apr. 2005.
    • (2005) IEEE J. Solid-state Circuits , vol.40 , Issue.4 , pp. 994-1003
    • Dickson, T.1    Beerkens, R.2    Voinigescu, S.3
  • 9
    • 0030381779 scopus 로고    scopus 로고
    • Generation of high-speed pseudorandom sequences using multiplexing techniques
    • Dec.
    • F. Sinnesbichler, A. Ebberg, A. Felder, and R. Weigel, "Generation of high-speed pseudorandom sequences using multiplexing techniques," IEEE Trans. Microw. Theory Tech., vol 44, no. 12, pp. 2738-2742, Dec. 1996.
    • (1996) IEEE Trans. Microw. Theory Tech. , vol.44 , Issue.12 , pp. 2738-2742
    • Sinnesbichler, F.1    Ebberg, A.2    Felder, A.3    Weigel, R.4
  • 11
    • 85012909632 scopus 로고
    • Delayed versions of maximal-length linear binary sequences
    • May
    • A. C. Davies, "Delayed versions of maximal-length linear binary sequences," Electron. Lett., pp. 61-62, May 1965.
    • (1965) Electron. Lett. , pp. 61-62
    • Davies, A.C.1
  • 12
    • 0030213937 scopus 로고    scopus 로고
    • Design considerations for very-high-speed Si bipolar ICs operating up to 50 Gb/s
    • Aug.
    • H.-M. Rein and M. Moller, "Design considerations for very-high-speed Si bipolar ICs operating up to 50 Gb/s," IEEE J. Solid-State Circuits, vol. 31, no. 8, pp. 1076-1090, Aug. 1996.
    • (1996) IEEE J. Solid-state Circuits , vol.31 , Issue.8 , pp. 1076-1090
    • Rein, H.-M.1    Moller, M.2
  • 16
    • 18744412520 scopus 로고    scopus 로고
    • A 60-Gb/s 0.7-V 10-mW monolithic transformer-coupled 2:1 multiplexer in 90-nm CMOS
    • Monterey, CA, Oct.
    • D. Kehrer and D. Wohlmuth, "A 60-Gb/s 0.7-V 10-mW monolithic transformer-coupled 2:1 multiplexer in 90-nm CMOS," in IEEE Compound Semiconductor IC Symp., Monterey, CA, Oct. 2004, pp. 105-108.
    • (2004) IEEE Compound Semiconductor IC Symp. , pp. 105-108
    • Kehrer, D.1    Wohlmuth, D.2
  • 19
    • 17644404100 scopus 로고    scopus 로고
    • 1-58 Gb/s PRBS generator with < 1.1 ps RMS jitter in InP technology
    • Leuven, Belgium
    • H. Veenstra, "1-58 Gb/s PRBS generator with < 1.1 ps RMS jitter in InP technology," in Proc. Eur. Solid-State Circuit Conf. (ESSCIRC), Leuven, Belgium, 2004, pp. 359-362.
    • (2004) Proc. Eur. Solid-state Circuit Conf. (ESSCIRC) , pp. 359-362
    • Veenstra, H.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.