-
1
-
-
0037969112
-
43 Gb/s full-rate-clock 16:1 multiplexer and 1:16 demultiplexer with SFI-5 interface in SiGe BiCMOS technology
-
San Francisco, CA, Feb.
-
A. Koyama et al., "43 Gb/s full-rate-clock 16:1 multiplexer and 1: 16 demultiplexer with SFI-5 interface in SiGe BiCMOS technology," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, San Francisco, CA, Feb. 2003, pp. 232-233.
-
(2003)
IEEE Int. Solid-state Circuits Conf. (ISSCC) Dig. Tech. Papers
, pp. 232-233
-
-
Koyama, A.1
-
2
-
-
0348195825
-
96 GHz static frequency divider in SiGe bipolar technology
-
San Diego, CA
-
A. Rylyakov and T. Zwick, "96 GHz static frequency divider in SiGe bipolar technology," in IEEE GaAs IC Symp. Tech. Dig., San Diego, CA, 2003, pp. 288-290.
-
(2003)
IEEE GaAs IC Symp. Tech. Dig.
, pp. 288-290
-
-
Rylyakov, A.1
Zwick, T.2
-
4
-
-
21644458454
-
11 -1 PRBS generators in SiGe bipolar technology
-
Monterey, CA, Oct.
-
11 -1 PRBS generators in SiGe bipolar technology," in IEEE Compound Semiconductor IC Symp., Monterey, CA, Oct. 2004, pp. 219-222.
-
(2004)
IEEE Compound Semiconductor IC Symp.
, pp. 219-222
-
-
Knapp, H.1
Wurzer, M.2
Perndl, W.3
Aufinger, K.4
Bock, J.5
Meister, T.6
-
5
-
-
0042591138
-
A SiGe 10-Gb/s multipattern bit error rate tester
-
Philadelphia, PA, Jun.
-
R. Malasani, C. Bourde, and G. Gutierrez, "A SiGe 10-Gb/s multipattern bit error rate tester," in Proc. Radio Frequency IC Symp., Philadelphia, PA, Jun. 2003, pp. 321-324.
-
(2003)
Proc. Radio Frequency IC Symp.
, pp. 321-324
-
-
Malasani, R.1
Bourde, C.2
Gutierrez, G.3
-
6
-
-
1042277548
-
MAX 0.13 μm SiGe:C BiCMOS technology
-
Toulouse, France
-
MAX 0.13 μm SiGe:C BiCMOS technology," in Proc. IEEE Bipolar/BiCMOS Circuits and Technology Meeting (BCTM), Toulouse, France, 2003, pp. 199-202.
-
(2003)
Proc. IEEE Bipolar/BiCMOS Circuits and Technology Meeting (BCTM)
, pp. 199-202
-
-
Laurens, M.1
Martinet, B.2
Kermarrec, O.3
Campidelli, Y.4
Deleglise, F.5
Dutartre, D.6
Troillard, G.7
Gloria, D.8
Bonnouvrier, J.9
Beerkens, R.10
Roussel, V.11
Leverd, F.12
Chantre, A.13
Monroy, A.14
-
7
-
-
0031553235
-
Application of merged current switch logic for a built-in logic block observer operating at 1 Gbit/s and 1.2V supply
-
Dec.
-
O. Kromat and U. Langmann, "Application of merged current switch logic for a built-in logic block observer operating at 1 Gbit/s and 1.2V supply," Electron. Lett., vol. 33, no. 25, pp. 2111-2113, Dec. 1997.
-
(1997)
Electron. Lett.
, vol.33
, Issue.25
, pp. 2111-2113
-
-
Kromat, O.1
Langmann, U.2
-
8
-
-
18744416335
-
A 2.5-V 45-Gb/s decision circuit using SiGe BiCMOS logic
-
Apr.
-
T. Dickson, R. Beerkens, and S. Voinigescu, "A 2.5-V 45-Gb/s decision circuit using SiGe BiCMOS logic," IEEE J. Solid-State Circuits, vol. 40, no. 4, pp. 994-1003, Apr. 2005.
-
(2005)
IEEE J. Solid-state Circuits
, vol.40
, Issue.4
, pp. 994-1003
-
-
Dickson, T.1
Beerkens, R.2
Voinigescu, S.3
-
9
-
-
0030381779
-
Generation of high-speed pseudorandom sequences using multiplexing techniques
-
Dec.
-
F. Sinnesbichler, A. Ebberg, A. Felder, and R. Weigel, "Generation of high-speed pseudorandom sequences using multiplexing techniques," IEEE Trans. Microw. Theory Tech., vol 44, no. 12, pp. 2738-2742, Dec. 1996.
-
(1996)
IEEE Trans. Microw. Theory Tech.
, vol.44
, Issue.12
, pp. 2738-2742
-
-
Sinnesbichler, F.1
Ebberg, A.2
Felder, A.3
Weigel, R.4
-
10
-
-
27844591531
-
31-1 PRBS generator in SiGe BiCMOS technology
-
San Francisco, CA
-
31-1 PRBS generator in SiGe BiCMOS technology," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, San Francisco, CA, 2005, pp. 342-343.
-
(2005)
IEEE Int. Solid-state Circuits Conf. (ISSCC) Dig. Tech. Papers
, pp. 342-343
-
-
Dickson, T.1
Laskin, E.2
Khalid, I.3
Beerkens, R.4
Xie, J.5
Karajica, B.6
Voinigescu, S.7
-
11
-
-
85012909632
-
Delayed versions of maximal-length linear binary sequences
-
May
-
A. C. Davies, "Delayed versions of maximal-length linear binary sequences," Electron. Lett., pp. 61-62, May 1965.
-
(1965)
Electron. Lett.
, pp. 61-62
-
-
Davies, A.C.1
-
12
-
-
0030213937
-
Design considerations for very-high-speed Si bipolar ICs operating up to 50 Gb/s
-
Aug.
-
H.-M. Rein and M. Moller, "Design considerations for very-high-speed Si bipolar ICs operating up to 50 Gb/s," IEEE J. Solid-State Circuits, vol. 31, no. 8, pp. 1076-1090, Aug. 1996.
-
(1996)
IEEE J. Solid-state Circuits
, vol.31
, Issue.8
, pp. 1076-1090
-
-
Rein, H.-M.1
Moller, M.2
-
13
-
-
12344255271
-
A comparison of Si CMOS, SiGe BiCMOS, and InP HBT technologies for high-speed and millimeter-wave ICs
-
Atlanta, GA, Sep.
-
S. P. Voinigescu, T. O. Dickson, R. Beerkens, I. Khalid, and P. Westergaard, "A comparison of Si CMOS, SiGe BiCMOS, and InP HBT technologies for high-speed and millimeter-wave ICs," in Proc. 5th Topical Meeting Si Monolithic Integrated Circuits RF Systems, Atlanta, GA, Sep. 2004, pp. 111-114.
-
(2004)
Proc. 5th Topical Meeting Si Monolithic Integrated Circuits RF Systems
, pp. 111-114
-
-
Voinigescu, S.P.1
Dickson, T.O.2
Beerkens, R.3
Khalid, I.4
Westergaard, P.5
-
14
-
-
0346935199
-
1.5-V low supply voltage 43-Gb/s delayed flip-flop circuit
-
San Diego, CA
-
Y. Amamiya, Y. Suzuki, J. Yamazaki, A. Fujihara, S. Tanaka, and H. Hida, "1.5-V low supply voltage 43-Gb/s delayed flip-flop circuit," in IEEE GaAs IC Symp. Tech. Dig., San Diego, CA, 2003, pp. 169-172.
-
(2003)
IEEE GaAs IC Symp. Tech. Dig.
, pp. 169-172
-
-
Amamiya, Y.1
Suzuki, Y.2
Yamazaki, J.3
Fujihara, A.4
Tanaka, S.5
Hida, H.6
-
15
-
-
4444288782
-
Si-based inductors and transformers for 30-100 GHz applications
-
Fort Worth, TX
-
T. O. Dickson, M.-A. LaCroix, S. Boret, D. Gloria, R. Beerkens, and S. P. Voinigescu, "Si-based inductors and transformers for 30-100 GHz applications," in IEEE MTT-S Dig., Fort Worth, TX, 2004, pp. 205-208.
-
(2004)
IEEE MTT-S Dig.
, pp. 205-208
-
-
Dickson, T.O.1
Lacroix, M.-A.2
Boret, S.3
Gloria, D.4
Beerkens, R.5
Voinigescu, S.P.6
-
16
-
-
18744412520
-
A 60-Gb/s 0.7-V 10-mW monolithic transformer-coupled 2:1 multiplexer in 90-nm CMOS
-
Monterey, CA, Oct.
-
D. Kehrer and D. Wohlmuth, "A 60-Gb/s 0.7-V 10-mW monolithic transformer-coupled 2:1 multiplexer in 90-nm CMOS," in IEEE Compound Semiconductor IC Symp., Monterey, CA, Oct. 2004, pp. 105-108.
-
(2004)
IEEE Compound Semiconductor IC Symp.
, pp. 105-108
-
-
Kehrer, D.1
Wohlmuth, D.2
-
18
-
-
0036440677
-
40 Gbit/s 27-l PRBS generator IC in SiGe bipolar technology
-
Monterey, CA
-
H. Knapp, M. Wurzer, T. Meister, J. Bock, and K. Aufinger, "40 Gbit/s 27-l PRBS generator IC in SiGe bipolar technology," in Proc. IEEE Bipolar/BiCMOS Circuits and Technology Meeting (BCTM), Monterey, CA, 2002, pp. 124-127.
-
(2002)
Proc. IEEE Bipolar/BiCMOS Circuits and Technology Meeting (BCTM)
, pp. 124-127
-
-
Knapp, H.1
Wurzer, M.2
Meister, T.3
Bock, J.4
Aufinger, K.5
-
19
-
-
17644404100
-
1-58 Gb/s PRBS generator with < 1.1 ps RMS jitter in InP technology
-
Leuven, Belgium
-
H. Veenstra, "1-58 Gb/s PRBS generator with < 1.1 ps RMS jitter in InP technology," in Proc. Eur. Solid-State Circuit Conf. (ESSCIRC), Leuven, Belgium, 2004, pp. 359-362.
-
(2004)
Proc. Eur. Solid-state Circuit Conf. (ESSCIRC)
, pp. 359-362
-
-
Veenstra, H.1
|