A wideband hierarchical circuit reduction for massively coupled interconnects

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 1, Issue , 2005, Pages 111-114

  Yu, Hao ^a   He, Lei ^a   Qi, Zhenyu ^b   Tan, Sheldon X D ^b  

^a University of California   (United States)

^b University of California Riverside   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; CONVEX OPTIMIZATION; COUPLED CIRCUITS; FREQUENCY RESPONSE; MACROS; TIMING CIRCUITS;

COUPLED INTERCONNECTS; FREQUENCY DOMAIN SIMULATION; HIERARCHICAL CIRCUIT REDUCTION; HIGH FREQUENCY HF; HIGH FREQUENCY RESPONSE; IMPEDANCE FUNCTIONS; LOW-FREQUENCY RESPONSE; WIDEBAND APPLICATIONS;

EQUIVALENT CIRCUITS;

EID: 84861433573     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1120725.1120758     Document Type: Conference Paper

References (19)

1. A. E. Ruehli, "Equivalent circuits models for three dimensional multi-conductor systems," IEEE T-MTT, pp. 216-220, 1974.
2. K. Narbos and J. White, "FastCap: A multipole accelerated 3D capaci-tance extraction program," IEEE T-CAD, pp. 1447-1459, 1991.
3. M. Kamon, M. Tsuk, and J. White, "FastHenry: a multipole-accelerated 3D inductance extraction program," IEEE T-MTT, pp. 1750-1758, 1994.
4. Z. He, M. Celik, and L. Pillegi, "SPIE: Sparse partial inductance extraction," in DAC, pp. 137-140, 1997.
5. A. Devgan, H. Ji, and W. Dai, "How to efficiently capture on-chip inductance effects: introducing a new circuit element K, " in ICCAD, pp.150-155, 2000.
6. H. Yu and L. He, "Vector potential equivalent circuit based on PEEC inversion," in DAC, pp. 781-723, 2003.
7. A. Odabasioglu, M. Celik, and L. Pileggi, "PRIMA: Passive reduced-order interconnect macromodeling algonthm," IEEE T-CAD, pp. 645-654, 1998.
8. L. T. Pillage and R. A. Rohrer, "Asymptotic waveform evaluation for liming analysis," IEEE T-CAD, pp. 352-366, 1990.
9. C. S. Amin, M. H. Chowdhury, and Y. I. IsmaiL. "Realizable rick circuit crunching," in DAC, pp. 226-231, 2003.
10. Z. Qui and C. Cheng, "Realizable parasitic reduction using generalized Y - A transformation," in DAC, pp. 220-225, 2003.
11. G. C. Temes and J. Lapatra, Introduction to circuit synthesis and design. Mcgraw-Hilll Book Company, 1977.
12. K. S. Kundert, The designers guide to SPICE and SPECTRE. Kluwer Academic Publishers, 1995
13. S. X. D. Tan, "A general s-domain hierarchical network reduction algorithm," ICCAD, pp. 650-657, 2003.
14. E. Chiprout and M. Nakhla, "Analysis of interconnect networks using complex frequency hopping (CFH), IEEE T-CAD, pp. 186 - 200, 1995
15. T. Mangold and P. Kusser, "Full-wave modeling and automatic equivalent-circuit generation of millimeter-wave planar and multilayer structures," IEEE T-MTT, pp. 851-858, 1999
16. M. Beattie and L. Pileggi, Efficient inductance extraction via windowing," in DATE, pp. 430-436, 2001.
17. B. D. O. Anderson, "A system theory criterion for positive real matrices," SIAM J. Contr., pp. 171 - 182, 1967.
18. C. P. Coclho, J. Philips, and L. M. Silverira, "A convex programming approach for generating guaranteed passive approximations to tabulated frequency-data," IEEE TCAD, pp. 293 - 301, 2004.
19. M. Celik, L. Pileggi, and A. Odabasioglu, IC interconnect analysis. Kluwer Academic Publishers, 2002