A state of the art on ADC error compensation methods

IEEE Transactions on Instrumentation and Measurement

Volumn 54, Issue 4, 2005, Pages 1388-1394

  Balestrieri, Eulalia ^a   Daponte, Pasquale ^a   Rapuano, Sergio ^a  

^a UNIVERSITY OF SANNIO   (Italy)

Author keywords

Analog to digital converter (ADC); Dithering; Error compensation; Lookup table; Modeling

Indexed keywords

DIGITAL SIGNAL PROCESSING; ERROR COMPENSATION; ERROR CORRECTION; FAST FOURIER TRANSFORMS; MATHEMATICAL MODELS; TABLE LOOKUP;

ANALOG-TO-DIGITAL CONVERTERS; DITHERING;

ANALOG TO DIGITAL CONVERSION;

EID: 23344437955     PISSN: 00189456     EISSN: None     Source Type: Journal    
DOI: 10.1109/TIM.2005.851083     Document Type: Article

References (61)

1. P. Arpaia and H. Shumny, "International standardization of ADC-based measuring systems - A state of the art," Comput. Standards Interfaces, vol. 19, no. 3, 4, pp. 173-188, Sep. 1998.
2. P. Arpaia, F. Cennamo, and P. Daponte, "Metrological characterization of analog-to-digital converters - A state of the art," in Proc. Inst. Elect. Eng. ADDA-99, Glasgow, U.K., Jul. 1999, pp. 134-144.
3. P. Arpaia, P. Daponte, and S. Rapuano, "A state of the art on ADC modeling," Comput. Standards Interfaces, vol. 26, pp. 31-42, 2003.
4. H. Lundin, "Post-correction of analog-to-digital converters," Master's thesis, Royal Inst. Technology, Stockholm, Sweden, 2003.
5. F. H. Irons, "Dynamic characterization and compensation of analog to digital converters," in Proc. IEEE Int. Symp. Circuits Systems, vol. 3, 1986, pp. 1273-1277.
6. F. H. Irons, D. M. Hummels, and S. P. Kennedy, "Improved compensation for analog-to-digital converters," IEEE Trans. Circuits Syst., vol. 38, no. 8, pp. 958-961, Aug. 1991.
7. J. Tsimbinos and K. V. Lever, "Improved error-table compensation of A/D converters," Proc. Inst. Elect. Eng. Circuits, Devices Systems, vol. 144, no. 6, pp. 343-349, Dec. 1997.
8. H. Lundin, M. Skoglund, and P. Händel, "Minimal total harmonic distorsion post-correction of ADC's," in Proc. 8th IMEKO TC-4 Workshop ADC Modeling and Testing, Perugia, Italy, Sep. 2003, pp. 113-116.
9. T. A. Rebold and F. H. Irons, "A phase-plane approach to the compensation of high-speed analog-to-digital converters," in Proc. IEEE Int. Symp. Circuits Systems, vol. 2, 1987, pp. 455-458.
10. B. J. Penney, "Analog to digital converter with second order error correction," U.S. Patent 4 985 702, Jan. 1991.
11. F. H. Irons, D. M. Hummels, and R. W. Cook, "Discrete-time dynamic compensation of analog-to-digital converters," in Proc. IEEE ISCAS, May 1993, pp. 1144-1147.
12. J. P. Deyst, J. J. Vytal, P. R. Blasche, and W. M. Siebert, "Wideband distortion compensation for bipolar flash analog-to-digital converters," in Proc. 9th IEEE IMTC, 1992, pp. 290-294.
13. F. H. Irons, D. M. Hummels, and S. Lasmin, "The use of triangle functions to model analog-to-digital converter dynamic errors," in Proc. 35th IEEE Midwest Symp. Circuits Systems, vol. 2, 1992, pp. 1473-1476.
14. A. Baccigalupi, A. Bernieri, and C. Liguori, "Error compensation of A/D converters using neural networks,IEEE Trans. Instrum. Meas., vol. 45, no. 2, pp. 640-644, Apr. 1996.
15. D. I. Bergman, "Dynamic error correction of a digitizer for time domain metrology," in Proc. IMTC, Vail, CO, May 2003, pp. 748-753.
16. D. M. Hummels, I. Papantonopoulos, and F. Irons, "Characterization of ADC's using a noniterative procedure," in Proc. IEEE Int. Symp. Circuits Systems, vol. 2, 1994, pp. 5-8.
17. G. A. Friel, F. H. Irons, and D. M. Hummels, "Simultaneous compensation of previous sample and slope dependent errors in analog to digital converters," in Proc. ADDA 1999, pp. 160-163.
18. J. H. Larrabee, F. H. Irons, and D. M. Hummels, "Using sine wave histograms to estimate analog-to-digital converter dynamic error functions," IEEE Trans. Instrum. Meas., vol. 47, no. 6, pp. 1448-1456, Dec. 1998.
19. J. Elbornsson and J. E. Eklund, "Histogram based correction of matching errors in subranged ADC," in Proc. ESSCIRC, Villach, Austria, Sep. 2001, pp. 552-555.
20. U. Eduri and F. Maloberti, "Online calibration of a Nyquist-rate analog-to-digital converter using output code-density histograms," IEEE Trans. Circuits Syst. I, vol. 51, no. 1, pp. 15-24, Jan. 2004.
21. H. Lundin, T. Andersson, M. Skoglund, and P. Händel, Analog-to-Digital Converter Error Correction Using Frequency Selective Tables. Stockholm, Sweden: RadioVetenskap och Kommunikation (RVK), 2002, pp. 487-490.
22. F. H. Irons and T. A. Rebolt, "Characterization of high-frequency analogue-to-digital converters for spectral analysis applications," MIT Lincoln Laboratory, Cambridge, MA, Project Rep. AST-2, 1986.
23. J. Blair, "Selecting test frequencies for two-tone phase-plane analysis of ADC's,'" IEEE Trans. Instrum. Meas., vol. 51, no. 5, pp. 976-979, Oct. 2002.
24. S. Acunto, P. Arpaia, D. M. Hummels, and F. H. Irons, "A new bidimensional histogram for the dynamic characterization of ADC's," IEEE Trans. Instrum. Meas., vol. 52, no. 1, pp. 38-45, Feb. 2003.
25. C. L. Monteiro, P. Arpaia, and A. C. Serra, "Dual tone analysis for phase-plane coverage in ADC metrological characterization," in Proc. IMTC, Vail, CO, May 2003, pp. 1334-1339.
26. J. Tsimbinos, A. Beaumont-Smith, C. C. Lim, and W. Marwood, "Results of A/D converter compensation with a VLSI chip," in Proc. IDC, Adelaide, Feb. 2002, pp. 289-94.
27. O. Aumala and J. Holub, "Information transfer of dithered A/D converters," in Proc. 5th IMEKO TC-4 Euro Workshop ADC Modeling Testing, vol. X, Wien, Austria, Sep. 2000, pp. 45-50.
28. M. F. Wagdy, "Simulation results on A/D converter dithering," in Proc. IEEE IMTC, vol. 1, May 1998, pp. 78-83.
29. P. Carbone and D. Petri, "Performance of stochastic and deterministic dithered quantizers," IEEE Trans. Instrum. Meas., vol. 49, no. 2, pp. 337-340, Apr. 2000.
30. M. T. Abuelma'atti, "Harmonic and intermodulation performance of analogue-to-digital converters with multibit errors and additive dither," Proc. Inst. Elect. Eng. Science, Measurement Technology, vol. 149, no. 3, pp. 127-137, May 2002.
31. R. A. Wannamaker, S. P. Lipshitz, J. Vanderkooy, and J. Nelson Wright, "A theory of nonsubtractive dither," IEEE Trans. Signal Processing, vol. 48, no. 2, pp. 499-516, Feb. 2000.
32. J. Holub and V. Vedral, "Dithered quantizer of ADC plug-in card: Theoretical model and practical testing" in Proc. 2nd IMEKO TC-4 Workshop ADC Modeling Testing, vol. IVB, Tampere, Finland, Jun. 1997, pp. 287-290.
33. J. Holub, "A novel low-cost dithering application for ADC in single-chip microcontroller," in Proc. Internet Virtual Workshop Dithering in Measurement: Theory and Applications, 1998, pp. 29-33.
34. J. Holub and R. Smid, "Visualization and reduction of various scale error in dithered quantizers," in Proc. 3rd IMEKO TC-4 Workshop ADC Modeling Testing, Naples, Italy, 1998, pp. 377-379.
35. C. J. Kikkert and A. Bigdeli, "Reducing distortion in microwave analogue to digital converters," in Proc. 2000 Asia Pacific Microwave Conf., vol. 1, Sydney, Australia, Dec. 2000, Paper 264, pp. 457-460.
36. F. Adamo, G. Andria, F. Attivissimo, and N. Giaquinto, "Linearization of A/D converters by dither and Chebyshev polynomials," Measurement, vol. 35, no. 2, pp. 123-130, Mar. 2004.
37. J. Holub and O. Aumala, "Large scale error reduction in dithered ADC," in Proc. 5th IMEKO TC-4 Euro Workshop ADC Modeling Testing, vol. X, Wien, Austria, Sep. 2000, pp. 171-176.
38. P. Daponte, R. Holcer, L. Horniak, L. Michaeli, and S. Rapuano, "Using an interpolation method for noise shaping in AD converters," in Proc. 4th IEE ADDA 7th IMEKO TC-4 Workshop Modeling Testing, Prague, Czech Republic, Jun. 2002, pp. 147-150.
39. P. Arpaia, P. Daponte, L. Michaeli, and J. Šaliga, "Reduction of systematic ADC errors by oversampling," in Proc. 5th IMEKO TC-4 EuroWorkshop ADC Modeling Testing, vol. X, Wien, Austria, Sep. 2000, pp. 33-38.
40. P. A. Traverso, G. Pasini, D. Mim, F. Filicori, and G. Iuculano, "Experimental validation of a general-purpose nonlinear dynamic model for S/H-ADC devices," in Proc. 8th IMEKO TC4 Workshop ADC Modeling Testing, Perugia, Italy, Sep. 2003, pp. 235-238.
41. J. Tsimbinos and K. V. Lever, "Applications of higher order statistics to modeling, identification and cancellation of nonlinear distortion in high-speed samplers and analogue-to-digital converters using the Volterra and Wiener models," in Proc. IEEE Signal Processing Workshop Higher-Order Statistics, Jun. 1993, pp. 379-383.
42. P. Mikulik and J. Saliga, "Volterra filtering for integrating ADC error correction, based on an a priori error model," IEEE Trans. Instrum. Meas., vol. 51, no. 4, pp. 870-875, Aug. 2002.
43. P. Arpaia, P. Daponte, and L. Michaeli, "A dynamic error model for integrating analog-to-digital converters," Measurement, vol. 25, pp. 255-264, 1999.
44. U. Eduri and F. Maloberti, "On-line digital correction of the harmonic distortion in analog-to-digital converters," in Proc. ICECS, vol. 2, Sep. 2001, pp. 837-840.
45. P. Arpaia, P. Daponte, and L. Michaeli, "An analytical a-priori approach to phase plane modeling of SAR A/D converters," IEEE Trans. Instrum. Meas., vol. 47, no. 4, pp. 849-857, Aug. 1998.
46. P. Arpaia, L. Michaeli, and S. Rapuano, "Compensation of intrinsic nonlinearity of SAR ADC's," in Proc. IMTC, vol. 1, Anchorage, AK, May 2002, pp. 725-730.
47. E. Fogleman and I. Galton, "A dynamic element matching technique for reduced-distortion multibit quantization in delta-sigma ADC's," IEEE Trans. Circuits Syst. II, vol. 48, no. 2, pp. 158-170, Feb. 2001.
48. L. R. Carley, "A noise-shaping coder topology for 15+ bit converters," J. Solid-State Circuits, vol. SC-24, no. 4, pp. 267-273, 1989.
49. R. T. Baird and T. S. Fiez, "Improved delta-sigma DAC linearity using data weighted averaging," in Proc. IEEE Int. Symp. Circuits Systems, 1995, pp. 13-16.
50. U. Moon, J. Silva, J. Steensgaard, and G. C. Temes, "A switched-capacitor DAC with analog mismatch correction," in Proc. ISCAS, vol. 4, Geneva, Switzerland, May 2000, pp. 421-424.
51. C. Petrie and M. Miller, "A background calibration technique for multibit delta-sigma modulators," in Proc. IEEE Int. Symp. Circuits Systems, 2000, pp. 29-32.
52. X. Wang, P. Kiss, U. Moon, J. Steensgaard, and G. C. Temes, "Digital estimation and correction of DAC errors in multibit delta-sigma ADC' s," Electron. Lett., vol. 37, no. 7, pp. 414-415, 2001.
53. X. Wang, P. Kiss, U. Moon, and G. C. Temes, "Digital correlation technique for the estimation and correction of DAC errors in multibit MASH delta-sigma ADC's," in Proc. 4th IEE ADDA - 7th 1MEKO TC-4 Workshop Modeling Testing, Prague, Czech Republic, Jun. 2002, pp. 39-42.
54. U.-K. Moon and B. S. Song, "Background digital calibration techniques for pipelined ADC's," IEEE Trans. Circuits Syst. II, vol. 44, no. 2, pp. 102-109, Feb. 1997.
55. J. Ingino and B. Wooley, "A continuously calibrated 12-b, 10-ms/s, 3.3-V A/D converter," IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 1920-1931, Dec. 1998.
56. S. Sonkusale and J. Van der Spiegel, "Mixed-signal calibration of pipelined analog-to-digital converters," in Proc. IEEE Int. Systems-on-Chip (SOC), Sep. 2003, pp. 327-330.
57. Y. Chiu, C. W. Tsang, and B. Nikolic, "Least mean square adaptive digital background calibration of pipelined analog-to-digital converters," IEEE Trans. Circuits Syst. I, vol. 51, no. 1, pp. 38-46, Jan. 2004.
58. K. Sockalingam, "Error compensation in pipelined A/D converters," in An abstract of the thesis presented in partial fulfillment of the requirements for the degree of master of science (in electrical engineering). Augusta, ME: Univ. of Maine, 2002.
59. 22-delay-unit TAD architetcure using moving-average filtering," in Proc. 8th IMEKO TC4 Workshop ADC Modeling Testing, Perugia, Italy, Sep. 2003, pp. 81-84.
60. T. Watanabe, M. Nakamura, and S. Masuda, "An all-digital ADC for fast conversion with 4-TAD parallel constmction using moving-average filtering," in Proc. 8th IMEKO TC4 Workshop ADC Modeling Testing, Perugia, Italy, Sep. 2003, pp. 17-20.
61. P. Arpaia, F. Cennamo, and P. Daponte, "An error correction technique for scan conversion-based transient digitizers," IEEE Trans. Instrum. Meas., vol. 48, no. 4, pp. 85-792, Aug. 1999.