An event-based network-on-chip monitoring service

Proceedings - IEEE International High-Level Design Validation and Test Workshop, HLDVT

Volumn , Issue , 2004, Pages 149-154

  Ciordas, Calin ^a   Basten, Twan ^a   Rǎdulescu, Andrei ^b   Goossens, Kees ^b   Van Meerbergen, Jef ^a,b  

^a EINDHOVEN UNIVERSITY OF TECHNOLOGY   (Netherlands)

^b PHILIPS RESEARCH LABORATORIES   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

HARDWARE PROBES; NETWORKS ON CHIP (NOC); PROGRAMMING MODELS; SYSTEMS ON CHIP (SOC);

BANDWIDTH; COMPUTER PROGRAMMING LANGUAGES; EMBEDDED SYSTEMS; INTERCONNECTION NETWORKS; MULTIPROCESSING SYSTEMS; PROGRAM DEBUGGING;

MICROPROCESSOR CHIPS;

EID: 19944413993     PISSN: 15526674     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HLDVT.2004.1431260     Document Type: Conference Paper

References (18)

1. ARM. Embedded Trace Macrocell Architecture Specification. www.arm.com, 2002.
2. L. Benini and G. De Micheli. Networks on chips: A new SoC paradigm. IEEE Computer, 35(1):70-80, 2002.
3. W. J. Dally and B. Towles. Route packets, not wires: on-chip interconnection networks. In Proc. Design Automation Conference (DAC), pages 684-689. IEEE, 2001.
4. S. Gonzalez Pestana, E. Rijpkema, A. Rǎdulescu, K. Goossens, and O. P. Gangwal. Cost-performance trade-offs in networks on chip: A simulation-based approach. In Proc. Design, Automation and Test in Europe Conference and Exhibition (DATE). IEEE, Feb. 2004.
5. K. Goossens, J. Dielissen, J. van Meerbergen, P. Poplavko, A. Rǎdulescu, E. Rijpkema, E. Waterlander, and P. Wielage. Guaranteeing the quality of services in networks on chip. In A. Jantsch and H. Tenhunen, editors, Networks on Chip, chapter 4, pages 61-82. Kluwer, 2003.
6. K. Goossens, O. P. Gangwal, Röver, and A. Niranjan. Interconnect and memory organization in SOCs for advanced set-top boxes and TV - evolution, analysis, and trends. In J. Nurmi, H. Tenhunen, J. Isoaho, and A. Jantsch, editors, Interconnect Centric Design for Advanced SoC and NoC, chapter 15, pages 399-423. Kluwer, 2004.
7. K. Goossens, J. van Meerbergen, A. Peelers, and P. Wielage. Networks on silicon: Combining best-effort and guaranteed services. In Proc. Design, Automation and Test in Europe Conference and Exhibition (DATE), pages 423-425, Mar. 2002.
8. P. Guerrier and A. Greiner. A generic architecture for on-chip packet-switched interconnections. In Proc. Design, Automation and Test in Europe Conference and Exhibition (DATE), pages 250-256. IEEE, 2000.
9. IEEE-ISTO 5001TM. The NEXUS 5001 Forum Standard for a Global Embedded Processor Debug Interface. www.nexus5001.org, 2003.
10. F. Karim, A. Nguyen, and S. Dey. An interconnect architecture for networking systems on chips. IEEE Micro, 22(5):36-45, Sept. 2002.
11. S. Kumar, A. Jantsch, J.-P. Soininen, M. Forsell, M. Millberg, J. Oberg, K. Tiensyrja, and A. Hemani. A network on chip architecture and design methodology. In Proc. Symposium on VLSI. IEEE, 2002.
12. M. Mansouri-Samani and M. Sloman. A configurable event service for distributed systems. In Proc. 3rd Int'l Conference on Configurable Distributed Systems, pages 210-220. IEEE, 1996.
13. M. Millberg, E. Nilsson, R. Thid, S. Kumar, and A. Jantsch. The Nostrum backbone - a communication protocol stack for networks on chip. In Proc. Int'l Conference on VLSI Design, pages 693-696. IEEE, 2004.
14. S. Murali and G. De Micheli. Bandwidth-constrained mapping of cores onto NoC architectures. In Proc. Design, Automation and Test in Europe Conference and Exhibition (DATE). IEEE, 2004.
15. Philips Semiconductors. Device Transaction Level (DTL) Protocol Specification Version 2.2, 2002.
16. E. Rijpkema, K. G. W. Goossens, A. Rǎdulescu, J. Dielissen, J. van Meerbergen, P. Wielage, and E. Waterlander. Trade offs in the design of a router with both guaranteed and best-effort services for networks on chip. In Proc. Design, Automation and Test in Europe Conference and Exhibition (DATE), pages 350-355. IEEE, Mar. 2003.
17. A. Rǎdulescu, J. Dielissen, K. Goossens, E. Rijpkema, and P. Wielage. An efficient on-chip network interface offering guaranteed services, shared-memory abstraction, and flexible network programming. In Proc. Design, Automation and Test in Europe Conference and Exhibition (DATE). IEEE, 2004.
18. B. Vermeulen, S. Oostdijk, and F. Bouwman. Test and Debug Strategy of the PNX8525 Nexperia Digital Video Platform System Chip. In Proc. Int'l Test Conference (ITC), pages 121-130. IEEE, 2001.