Test and debug strategy of the PNX8525 NexperiaTM digital video platform system chip

IEEE International Test Conference (TC)

Volumn , Issue , 2001, Pages 121-130

  Vermeulen, Bart ^a   Oostdijk, Steven ^a   Bouwman, Frank ^a  

^a PHILIPS RESEARCH LABORATORIES   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER DEBUGGING; DATA STORAGE EQUIPMENT; DESIGN FOR TESTABILITY; ELECTRIC CLOCKS; EMBEDDED SYSTEMS; MICROPROCESSOR CHIPS;

DIGITAL VIDEO PLATFORMS (DVP);

CHIP SCALE PACKAGES;

EID: 0035687705     PISSN: 10893539     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (20)

1. Testing embedded-core based system chips
2. Challenges in testing corebased system ICs
3. Testing embedded-core based system chips
4. TM-II methodology and implementation
5. TM: A case study of scan based debug
6. TM-I microprocessor
7. What defects escape our tests ... and how will we detect them in the future?
8. Macro testing: Unifying IC and board test
9. Macro testability; The results of production device applications
10. The role of test protocols in testing embedded-core-based system ICs
11. A structured and scalable mechanism for test access to embedded reusable cores
12. Core based test for a system on chip architecture framework
13. Test features of a CoreBased co-processor array for video applications
14. Silicon debug: Scan chains alone are not enough
15. Silicon debug of a co-processor array for video applications
16. Debugging of systems on a chip: Embedded triggers