-
1
-
-
21644435957
-
MOSFET scaling trends, challenges, and potential solutions: A perspective from the 2003 ITRS
-
in press
-
P. M. Zeitzoff and J. Chung, "MOSFET Scaling Trends, Challenges, and Potential Solutions: A Perspective from the 2003 ITRS," IEEE Circuits and Devices Magazine, in press.
-
IEEE Circuits and Devices Magazine
-
-
Zeitzoff, P.M.1
Chung, J.2
-
3
-
-
0003552050
-
-
Austin, TX: International SEMATECH, Executive Summary Chapter
-
Semiconductor Industry Association (SIA), International Roadmap for Semiconductors 2003 edition, Austin, TX: International SEMATECH, 2003, Executive Summary Chapter. (This is available for printing and viewing from the Internet, with the following URL: http://public.itrs.net.)
-
(2003)
International Roadmap for Semiconductors 2003 Edition
-
-
-
5
-
-
0003552050
-
-
Austin, TX: International SEMATECH. Process Integration, Devices, and Structures (PIDS) Chapter
-
Semiconductor Industry Association (SIA), International Roadmap for Semiconductors 2003 edition, Austin, TX: International SEMATECH, 2003. Process Integration, Devices, and Structures (PIDS) Chapter. (This is available for printing and viewing from the Internet, with the following URL: http://public.itrs.net.)
-
(2003)
International Roadmap for Semiconductors 2003 Edition
-
-
-
9
-
-
17544404834
-
High performance 50 nm CMOS devices for microprocessor and embedded processor core applications
-
December
-
S. F. Huang et al., "High Performance 50 nm CMOS Devices for Microprocessor and Embedded Processor Core Applications," IEDM Tech. Digest, pp. 237-240, December 2001.
-
(2001)
IEDM Tech. Digest
, pp. 237-240
-
-
Huang, S.F.1
-
10
-
-
0035716617
-
A high density 0.10μm CMOS technology using low K dielectric and copper interconnect
-
December
-
S. Parihar, "A High Density 0.10μm CMOS Technology Using Low K Dielectric and Copper Interconnect," IEDM Tech. Digest, pp.249-252, December 2001.
-
(2001)
IEDM Tech. Digest
, pp. 249-252
-
-
Parihar, S.1
-
12
-
-
17044364898
-
Integrated circuit technologies: From conventional CMOS to the nanoscale era
-
Moscow, September
-
P. M. Zeitzoff et al., "Integrated Circuit Technologies: From Conventional CMOS To The Nanoscale Era," Technical Digest of the Nano-Giga Electronics Conference, Moscow, September 2002.
-
(2002)
Technical Digest of the Nano-giga Electronics Conference
-
-
Zeitzoff, P.M.1
-
13
-
-
0036927652
-
Strained silicon MOSFET technology
-
December
-
J. L. Hoyt et al., "Strained Silicon MOSFET Technology," IEDM Tech. Digest, pp. 23-26, December 2002.
-
(2002)
IEDM Tech. Digest
, pp. 23-26
-
-
Hoyt, J.L.1
-
14
-
-
0032254846
-
Transconductance enhancement in deep submicron strained-Si n-MOSFETs
-
Dec.
-
K. Rim et al., "Transconductance Enhancement in Deep Submicron Strained-Si n-MOSFETs," IEDM Tech. Digest, pp. 707-710, Dec. 1998.
-
(1998)
IEDM Tech. Digest
, pp. 707-710
-
-
Rim, K.1
-
15
-
-
0036923437
-
Novel locally strained channel technique for high performance 55nm CMOS
-
December
-
K. Ota et al., "Novel Locally Strained Channel Technique for High Performance 55nm CMOS," IEDM Tech. Digest, pp. 27-30, December 2002.
-
(2002)
IEDM Tech. Digest
, pp. 27-30
-
-
Ota, K.1
-
16
-
-
3242671509
-
A 90 nm high vol,ume manufacturing logic technology featuring novel 45nm gate length strained Si CMOS transistors
-
December
-
T. Ghani et al., "A 90 nm High Vol,ume Manufacturing Logic Technology Featuring Novel 45nm Gate Length Strained Si CMOS Transistors," IEDM Tech. Digest, pp. 978-980, December 2003.
-
(2003)
IEDM Tech. Digest
, pp. 978-980
-
-
Ghani, T.1
-
17
-
-
84886448156
-
High performance 20 Å NO oxynitride for gate deielectric in deep sub-quarter microcon CMOS technology
-
December
-
B.Maitl et al., "High Performance 20 Å NO Oxynitride for Gate Deielectric in Deep Sub-Quarter Microcon CMOS Technology," IEDM Tech. Digest, pp. 651-654, December 1997.
-
(1997)
IEDM Tech. Digest
, pp. 651-654
-
-
Maitl, B.1
-
18
-
-
0035872897
-
High-k gate dielectrics: Current status and material properties considerations
-
May
-
G. D. Wilk et al., "High-k Gate Dielectrics: Current Status and Material Properties Considerations," Journal of Applied Physics, 89, pp. 5243-5275 (May 2001).
-
(2001)
Journal of Applied Physics
, vol.89
, pp. 5243-5275
-
-
Wilk, G.D.1
-
19
-
-
0032096868
-
Tunneling leakage current in oxynitride: Dependence on oxygen/nitrogen content
-
June
-
X. Guo and T. P. Ma, "Tunneling Leakage Current in Oxynitride: Dependence on Oxygen/Nitrogen Content," IEEE Elec. Dev. Letters, EDL-19, pp. 207-209 (June 1998).
-
(1998)
IEEE Elec. Dev. Letters
, vol.EDL-19
, pp. 207-209
-
-
Guo, X.1
Ma, T.P.2
-
20
-
-
0035714853
-
2 MOSFET's
-
December
-
2 MOSFET's," IEDM Tech. Digest, pp. 659-662, December 2001.
-
(2001)
IEDM Tech. Digest
, pp. 659-662
-
-
Onishi, K.1
-
21
-
-
0842266673
-
2 using heavy water (D2) for improved MOSFET stability
-
December
-
2 Using Heavy Water (D2)) for Improved MOSFET Stability," IEDM Tech. Digest, pp. 83-86, December 2003.
-
(2003)
IEDM Tech. Digest
, pp. 83-86
-
-
Tseng, H.-H.1
-
22
-
-
0002558656
-
+-N junctions for 35-70 nm CMOS using selectively deposited very heavily boron-doped silicon-germanium films
-
(F. Roozeboom et al., eds.) ECS PV 00-9
-
+-N Junctions for 35-70 nm CMOS Using Selectively Deposited Very Heavily Boron-Doped Silicon-Germanium Films, Rapid Thermal Processing and Other Short-Time Processing Technologies I, (F. Roozeboom et al., eds.) ECS PV 00-9, pp. 73-82 (2000).
-
(2000)
Rapid Thermal Processing and Other Short-time Processing Technologies I
, pp. 73-82
-
-
Gannavaram, S.1
-
23
-
-
0035714288
-
Properties of Ru-Ta alloys as gate electrodes for NMOS and PMOS silicon devices
-
Dec.
-
H. Zhong et al., "Properties of Ru-Ta Alloys as Gate Electrodes for NMOS and PMOS Silicon Devices," IEDM Tech. Digest, pp. 467-470, Dec. 2001.
-
(2001)
IEDM Tech. Digest
, pp. 467-470
-
-
Zhong, H.1
-
24
-
-
17544391024
-
High quality CVD TaN gate electrode for sub-100nm MOS devices
-
Dec.
-
Y. H. Kim et al., "High Quality CVD TaN Gate Electrode for Sub-100nm MOS Devices," IEDM Tech. Digest, pp. 667-670, Dec. 2001.
-
(2001)
IEDM Tech. Digest
, pp. 667-670
-
-
Kim, Y.H.1
-
25
-
-
0000677814
-
2 dielectrics
-
2 dielectrics," Appl. Phys. Lett., 78, pp. 1134-1136 (2001).
-
(2001)
Appl. Phys. Lett.
, vol.78
, pp. 1134-1136
-
-
Zhong, H.1
-
26
-
-
0034796391
-
Electrical characteristics of TaSixNy gate electrodes for dual gate Si_CMOS devices
-
June
-
Y. Suh et al., "Electrical Characteristics of TaSixNy Gate Electrodes for Dual Gate Si_CMOS Devices," VLSI Symposium Dig. Of Tech. Papers, pp.47-48, June 2001.
-
(2001)
VLSI Symposium Dig. of Tech. Papers
, pp. 47-48
-
-
Suh, Y.1
-
27
-
-
0034784792
-
Novel damage-free direct metal gate process using atomic layer deposition
-
June
-
D. Park et al., "Novel Damage-Free Direct Metal Gate Process Using Atomic Layer Deposition," VLSI Symposium Dig. Of Tech. Papers, pp. 65-66, June 2001.
-
(2001)
VLSI Symposium Dig. of Tech. Papers
, pp. 65-66
-
-
Park, D.1
-
28
-
-
0000677814
-
2 dielectrics
-
2 dielectrics," Appl. Phys. Lett., 78, pp. 1134-1136 (2001).
-
(2001)
Appl. Phys. Lett.
, vol.78
, pp. 1134-1136
-
-
Zhong, H.1
-
29
-
-
0034790245
-
Metal gate work function adjustment for future CMOS technology
-
June
-
Q. Lu et al., "Metal Gate Work Function Adjustment for Future CMOS Technology," VLSI Symposium Dig. Of Tech. Papers, pp. 45-46, June 2001.
-
(2001)
VLSI Symposium Dig. of Tech. Papers.
, pp. 45-46
-
-
Lu, Q.1
-
30
-
-
0035475617
-
Sub-60-nm quasi-planar FinFETs fabricated using a simplified process
-
N. Lindert et al., "Sub-60-nm Quasi-Planar FinFETs Fabricated Using a Simplified Process," IEEE Elec. Dev. Lett. 22, 487-489 (2001).
-
(2001)
IEEE Elec. Dev. Lett.
, vol.22
, pp. 487-489
-
-
Lindert, N.1
-
31
-
-
0141761518
-
"Tri-gate fully-depleted CMOS transistors: Fabrication, design and layout
-
June
-
B. Doyle et al., "Tri-Gate Fully-Depleted CMOS Transistors: Fabrication, Design and Layout," VLSI Symposium Dig. Of Tech. Papers, pp. 133-134, June 2003.
-
(2003)
VLSI Symposium Dig. of Tech. Papers
, pp. 133-134
-
-
Doyle, B.1
-
32
-
-
0035717948
-
Sub-20nm CMOS FinFET technologies
-
Dec.
-
Y-K Choi et al., "Sub-20nm CMOS FinFET Technologies," IEDM Tech. Digest, pp. 421-424, Dec.2001.
-
(2001)
IEDM Tech. Digest
, pp. 421-424
-
-
Choi, Y.-K.1
|