Microarchitecture evaluation with physical planning

Proceedings - Design Automation Conference

Volumn , Issue , 2003, Pages 32-35

  Cong, Jason ^a   Jagannathan, Ashok ^a   Reinman, Glenn ^a   Romesis, Michail ^a  

^a University of California   (United States)

Author keywords

Microarchitecture evaluation; Physical planning

Indexed keywords

ALGORITHMS; COMPUTER ARCHITECTURE; COMPUTER SELECTION AND EVALUATION; COMPUTER SIMULATION; MICROPROCESSOR CHIPS; RELIABILITY THEORY;

MICROARCHITECTURAL DESIGNS;

SYSTEMS ANALYSIS;

EID: 0043092230     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/775839.775843     Document Type: Conference Paper

References (13)

1. V. Agarwal, M. Hrishikesh, S. Keckler, and D. Burger, "Clock rate versus ipc: The end of the road for conventional microarchitectures," In 27th Annual International Symposium on Computer Architecture, 2000.
2. J. Cong, "An interconnect-centric design flow for nanometer technologies," in Proceedings of IEEE, pp. 505-527, April 2001.
3. E. Sprangle and D. Carmean, "Increasing processor performance by implementing deeper pipelines," in 29th Annual International Symposium on Computer Architecture, 2002.
4. G. Reinman, T. Austin, and B. Calder, "A scalable front-end architecture for fast instruction delivery," in 26th Annual International Symposium on Computer Architecture, May 1999.
5. J. Cong, A. Jagannathan, G. Reinman, and M. Romesis, "Microarchitecture evaluation with physical planning," Technical Report CSD-030022, University of California, Los Angeles, Mar. 2003. http://cadlab.cs.ucla.edu/̃michail/arch/030022. pdf.
6. J. Cong, and D. Pan, "Interconnect estimation and planning for deep submicron designs," in Proc. Design Automation Conference, pp. 507-510, 1999.
7. J. Cong, "Pin assignment with global routing for general cell design," IEEE Trans. on Computer Aided Design, vol. 10, pp. 1401-1412, 1991.
8. C. Chang, J. Cong, D. Pan, and X. Yuan, "Physical hierarchy generation with routing congestion control," in Inter. Symposium on Physical Design, pp. 36-41, 2002.
9. S. Adya, and I. Markov, "Fixed-outline floorplanning through better local search," in Proc. International Conference on Computer Design, pp. 328-334, 2001.
10. J. Cong, T. Kong, D. Xu, F. Liang, J. Liu, and W. Wong, "Relaxed simulated tempering for vlsi floorplan design," in Proc. Asia and South Pacific Design Automation Conference, pp. 13-16, 1999.
11. J. Lin, and Y. Chang, "Tcg: A transitive closure graph-based representation for non-slicing floorplans," in Proc. Design Automation Conference, pp. 764-769, 2001.
12. D. C. Burger and T. M. Austin, "The simplescalar tool set, version 2.0," Technical Report CS-TR-97-1342, University of Wisconsin, Madison, June 1997.
13. S. Wilton and N. Jouppi, "Cacti: An enhanced cache access and cycle time model," in IEEE Journal of Solid-State Circuits, May 1996.