Differential current-sensing for on-chip interconnects

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 12, Issue 12, 2004, Pages 1321-1329

  Maheshwari, Atul ^a   Burleson, Wayne ^a  

^a University of Massachusetts   (United States)

Author keywords

Differential signaling; Noise analysis; Repeaters; Wire

Indexed keywords

COMPUTER SIMULATION; ELECTRIC CURRENTS; ELECTRIC NETWORK TOPOLOGY; ELECTRIC RESISTANCE; ELECTRIC WIRE; LEAKAGE CURRENTS; MICROPROCESSOR CHIPS; SIGNALING; TELECOMMUNICATION REPEATERS;

CURRENT SENSING; DIFFERENTIAL SIGNALING; NOISE ANALYSIS; STATIC-POWER DISSIPATION;

INTERCONNECTION NETWORKS;

EID: 12344326838     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2004.837987     Document Type: Article

References (36)

1. International Technology Roadmap for Semiconductors [Online]. Available: http://public.itrs.net
2. Y. I. Ismail, E. G. Friedman, and J. L. Neves, "Figures of merit to characterize the importance of on-chip inductance," in Proc. IEEE/ACM Design Automation Conf., 1998, pp. 560-565.
3. S. V. Morton, "On-chip inductance issues in multiconductor systems," in Proc. IEEE Design Automation Conf., 1999, pp. 921-926.
4. M. A. El-Moursy and E. G. Friedman, "Optimum wire sizing of RLC interconnect with repeaters," in Proc. ACM Great Lakes Symp. VLSI, 2003, pp. 27-32.
5. J. Davis, R. Venkatesan, A. Kaloyeros, M. Ceylansky, S. Souri, K. Banerjee, K. Saraswat, A. Rahman, R. Reif, and J. Meindl, "Interconnect limits on Gigascale Integration (GSI) in the 21st century," Proc. IEEE, vol. 89, no. 3, pp. 305-324, 2001.
6. M. Bohr, "Interconnect scaling - the real limiter to high performance ULSI," in Int. Electron Device Meeting, Tech. Dig., 1995, pp. 241-244.
7. H. B. Bakoglu, Circuits, Interconnections and Packaging for VLSI. Reading, MA: Addison-Wesley, 1990.
8. V. Adler and E. Friedman, "Repeater design to reduce delay and power in resistive interconnect," IEEE Trans. Circuits Syst. II, pp. 607-616, May 1998.
9. S. Dutta, S. Shetti, and L. Lusky, "A comprehensive delay model for CMOS inverters," IEEE J. Solid-State Circuits, vol. 30, pp. 864-971, Aug. 1995.
10. A. Nalamalpu and W. Burleson, "Repeater insertion in deep sub-micron CMOS: ramp-based analytical model and placement sensitivity analysis," in Proc. IEEE Int. Symp. Circuits Syst., 2000, pp. 766-769.
11. Y. Ismail and E. Friedman, "Effects of inductance on the propagation delay and repeater insertion in VLSI circuits," IEEE Trans. VLSI Syst., pp. 195-206, Apr. 2000.
12. R. Venkatesan, J. A. Davis, and J. D. Meindl, "A physical model for the transient response of capacitively loaded distributed RLC interconnects," in Proc. IEEE Design Automation Conf., 2002, pp. 763-766.
13. J. Cong, T. Kong, and D. Z. Pan, "Buffer block planning for interconnect-driven floorplanning," in Proc. Int. Conf. Computer-Aided Design, 1999, pp. 358-363.
14. D. Sylvester and K. Keutzer, "Getting to the bottom of deep submicron II: A global paradigm," in Proc, Int. Symp. Physical Design, 1999, pp. 193-200.
15. J. Cong, Challenges and opportunities for design innovations in nanometer technologies, in SRC Design Sciences Concept Paper, 1997.
16. H. Zhang, V. George, and J. Rabaey, "Low-swing on-chip signaling techniques: effectiveness and robustness," IEEE Trans. VLSI Syst., vol. 8, pp. 264-272, June 2000.
17. W. Dally and J. Poulton, Digital Systems Engineering. Cambridge, MA: Cambridge Univ. Press, 1998.
18. S. Morton, "Techniques for driving interconnect," in Design of High Performance Microprocessor Circuits, A. Chandrakasan, W. Bowhill, and F. Fox, Eds. Piscataway, NJ: IEEE Press, 2001, ch. 17, pp. 352-376.
19. J. Rabaey, Digital Integrated Circuits: A Design Perspective, 1st ed. Englewood Cliffs, NJ: Prentice-Hall, 1998.
20. M. Nekili and Y. Savaria, "Parallel regeneration of interconnects in VLSI & ULSI circuits," in Proc. IEEE Int. Symp. Circuits Systems, 1993, pp. 2023-2026.
21. A. Nalamalpu, S. Srinivasan, and W. Burleson, "Boosters for driving long on-chip interconnects: design issues, interconnect synthesis and comparison with repeaters," IEEE Trans. Computer-Aided Design, vol. 21, pp. 50-62, Jan. 2002.
22. I. Dobbelaere, M. Horowitz, and A. ElGamal, "Regenerative feedback repeaters for programmable interconnects," IEEE J. Solid-State Circuits, vol. 30, pp. 1246-1253, Nov. 1995.
23. T. lima, M. Mizuno, T. Horiuchi, and M. Yamashina, "Capacitance coupling immune, transient sensitive accelerator for resistive interconnect signals of subquarter micron ULSI," IEEE Trans. Electron Devices, vol. 79, pp. 942-947, July 1996.
24. R. Secareanu and E. Friedman, "Transparent repeaters," in Proc. Great Lakes Symp. VLSI, 2000, pp. 63-66.
25. H. Kaul and D. Sylvester, "Transition Aware Global Signaling (TAGS)," in Proc. IEEE Int. Symp. Quality Electronic Design, 2002, pp. 10-14.
26. E. Seevinck, P. J. van Beers, and H. Ontrop, "Current-mode techniques for high-speed VLSI circuits with application to current sense amplifier for CMOS SRAMs," IEEE J. Solid-State Circuits, pp. 525-536, 1991.
27. M. Izumikawa and M. Yamashina, "A current direction sense technique for multiport SRAMs," IEEE J. Solid-State Circuits, pp. 546-551, Apr. 1996.
28. K. Seno, K. Knorpp, L. Shu, N. Teshima, H. Kihara, H. Sato, F. Miyaji, M. Takeda, M. Sasaki, Y. Tomo, P. Chuang, and K. Kobayashii, "A 9 ns 16 Mb CMOS SRAM with offset-compensated current sense amplifier," IEEE J. Solid-State Circuits, vol. 28, pp. 1119-1124, Nov. 1993.
29. K. Ishibashi, K. Takasugi, K. Komiyaji, H. Toyoshima, T. Yamanaka, A. Fukami, N. Hashimoto, N. Ohki, A. Shimizu, T. Hashimoto, T. Nagano, and T. Nishida, "A 6 ns 4-Mb CMOS SRAM with offset-voltage-insensitive current sense amplifiers," IEEE J. Solid-State Circuits, vol. Vol 30, pp. 480-486, Apr. 1995.
30. H. Shimizu, K. Ljitsu, H. Akiyoshi, K. Aoyama, H. Takatsuka, K. Watanabe, R. Nanjo, and Y. Takao, "A 1.4 ns access 700 MHz 288 kb SRAM macro with expandable architecture," IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 190-192, 1999.
31. T. N. Blalock and R. C. Jaeger, "A high speed sensing scheme for IT dynamic RAMs utilizing the clamped bit-line sense amplifier," IEEE J. Solid-State Circuits, vol. 27, pp. 618-625, Apr. 1992.
32. A. Maheshwari and W. Burleson, "Current-sensing techniques for global interconnects in Very Deep Submicron (VDSM) CMOS," in Proc. IEEE Computer Society Workshop VLSI, 2001, pp. 66-70.
33. _, "Current-sensing for global interconnects, secondary design issues: Analysis and solutions," in Proc. Int. Workshop Power and Timing Modeling, Optimization, and Simulation, 2001, pp. 4.4.1-4.4.10.
34. M. Sinha and W. Burleson, "Current-sensing in crossbars," in Proc. IEEE ASIC/SOC Conf, 2001, pp. 25-29.
35. R. Bashirullah, W. Liu, and R. Cavin III, "Delay and power model for current-mode signaling in deep submicron global interconnects," in Proc. Custom Integrated Circuit Conf, 2002, pp. 513-516.
36. M. Kamon, M. Tsuk, and J. White, "FASTHENRY: A multipole-accelerated 3-D inductance extraction program," in Proc. IEEE Design Automation Conf, 1993, pp. 678-683.