A physical model for the transient response of capacitively loaded distributed rlc interconnects

Proceedings - Design Automation Conference

Volumn , Issue , 2002, Pages 763-766

  Venkatesan, Raguraman ^a   Davis, Jeffrey A ^a   Meindl, James D ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

Crosstalk; Distributed rlc lines; Interconnects; Overshoot; Repeaters; Time delay; Transient response

Indexed keywords

GLOBAL INTERCONNECT STRUCTURES;

APPROXIMATION THEORY; BESSEL FUNCTIONS; CAPACITANCE; COMPUTER SIMULATION; CROSSTALK; CURRENT DENSITY; INTERCONNECTION NETWORKS; MATHEMATICAL MODELS; SPURIOUS SIGNAL NOISE; TELECOMMUNICATION REPEATERS; WAVEFORM ANALYSIS;

DELAY CIRCUITS;

EID: 0036054127     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DAC.2002.1012725     Document Type: Conference Paper

References (10)

1. The core clock system on the next generation Itanium microprocessor
2. Analysis of on chip inductance effects using a novel performance optimization methodology for distributed RLC interconnects
3. Accurate analysis of on chip inductance effects and implications for optimal repeater insertion and technology scaling
4. A new analytical delay and noise model for on-chip RLC interconnect
5. Compact distributed rlc interconnect models - Part I: Single line transient, time delay and overshoot expressions
6. Effects of inductance on the propagation delay and repeater insertion in VLSI circuits
7. First generation MAJC dual microprocessor