Techniques for driving interconnect

Design of High-Performance Microprocessor Circuits

Volumn , Issue , 2000, Pages 352-376

  Morton, Shannon V ^a  

^a HEWLETT PACKARD COMPANY   (United States)

Author keywords

Capacitance; Conductors; Copper; Inductance; Materials; Resistance

Indexed keywords

COPPER; ELECTRIC CONDUCTORS; ELECTRIC RESISTANCE; INDUCTANCE; MATERIALS;

CAPACITANCE;

EID: 0011636607     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1109/9780470544365.ch17     Document Type: Chapter

References (17)

1. D. A. Priore, “Inductance on Silicon for Sub-Micron CMOS VLSI,” Proc. Ieee Symposium on VLSI Circuits, Kyoto, Japan, pp. 17-18, May 1993.
2. Y. I. Ismael, E. G. Friedman, and J. L. Neves, “Figure of Merit to Characterize the Importance of On-Chip Inductance,” DAC 98, San Francisco, CA, pp. 560-565.
3. S. V. Morton, “On-chip Inductance Issues in Multiconductor Systems,” DAC 99, New Orleans, June, pp. 921-926.
4. R. E. Matick, Transmission Lines for Digital and Communication Networks. Mcgraw-Hill, New York, 1969.
5. W. Sinnema, Electronic Transmission Technology. Prentice-Hall, Englewood Cliffs, NJ, 1988.
6. G. Miner, Lines and Electromagnetic Fields for Engineers. Oxford Press, Oxford, 1996.
7. C. J. Alpert, “Wire Segmenting for Improved Buffer Insertion,” DAC 97, ANAHEM, CA, June 97, pp. 588-593.
8. J. Lillis, C. K. Cheng and T. Lin, “Optimal Wire Sizing and Buffer Insertion for Low Power and a Generalized Delay Model,” IEEE JSSC, vol. 31, no. 3, pp. 437-446, March 1996.
9. Y. Nakagome, et al., “Sub-IV Swing Internal Bus Architecture for Future Low-Power ULSI’s,” IEEE JSSC, vol. 28, no. 4, pp. 414-419, April 1993.
10. M. Hiraki, et al., “Data-Dependent Logic Swing Internal Bus Architecture for Ultralow-Power LSI’s,” IEEE JSSC, vol. 30, no. 4, pp. 397-402, April 1995.
11. H. Yamauchi and A. Matsuzawa, “A Signal-Swing Suppressing Strategy for Power and Layout Area Savings Using Time-Multiplexed Differential Data-Transfer Scheme,” IEEE JSSC, vol. 31, no. 9, pp. 1285-1294, Sep. 1996.
12. M. M. Khellah and M. I. Elmasry, “Low-Power Design of High-Capacitive CMOS Circuits Using a New Charge Sharing Scheme,” IEEE ISSCC, vol. 42, pp. 286-287, Feb. 1999.
13. “National Technology Roadmap for Semiconductors,” pp. 99-113, SI A 97 Edition.
14. M. R. Stan and W. P. Burleson, “Bus-Invert Coding for Low-Power I/O,” IEEE Transactions on VLSI Systems, vol. 3, no. 1, pp. 49-58, March 1995.
15. M. Nekili and Y. Savaria, “Optimal Methods of Driving Interconnections in VLSI Circuits,” Proc. Ieee ISCAS, pp. 21-24, May 1992.
16. M. Nekili and Y. Savaria, “Parallel Regeneration of Interconnections in VLSI & ULSI Circuits,” Proc. Ieee ISCAS, pp. 2023-2026, May 1993.
17. M. Izumikawa and M. Yamashina, “A Current Direction Sense Technique for Multiport SRAM’s,” IEEE JSSC, vol 31, no. 4, April 1996.