-
1
-
-
0035872897
-
High-k gate dielectrics: Current status and materials properties considerations
-
Wilk G D, Wallace R M, Anthony J M. High-k gate dielectrics: current status and materials properties considerations. J Appl Phys, 2001,89:5243
-
(2001)
J Appl Phys
, vol.89
, pp. 5243
-
-
Wilk, G.D.1
Wallace, R.M.2
Anthony, J.M.3
-
3
-
-
11844260881
-
2 and HfAlO for CMOS: Thermal stability and current transport
-
2 and HfAlO for CMOS: thermal stability and current transport. IEDM Tech Dig, 2001:20
-
(2001)
IEDM Tech Dig
, pp. 20
-
-
Zhu, W.1
Ma, T.P.2
Tamagawa, T.3
-
7
-
-
0035337187
-
Dual-metal gate CMOS technology with ultra-thin silicon nitride gate dielectric
-
Yeo Y C, Lu Q, Ranade P, et al. Dual-metal gate CMOS technology with ultra-thin silicon nitride gate dielectric. IEEE Electron Device Lett, 2001,22(5):227
-
(2001)
IEEE Electron Device Lett
, vol.22
, Issue.5
, pp. 227
-
-
Yeo, Y.C.1
Lu, Q.2
Ranade, P.3
-
10
-
-
0042173106
-
Replacement metal-gate NMOSFETs with ALD TaN/EP-Cu, PVD Ta, and PVD TaN electrode
-
Pan J, Woo C, Yang C Y, et al. Replacement metal-gate NMOSFETs with ALD TaN/EP-Cu, PVD Ta, and PVD TaN electrode. IEEE Electron Device Lett, 2003,24:304
-
(2003)
IEEE Electron Device Lett
, vol.24
, pp. 304
-
-
Pan, J.1
Woo, C.2
Yang, C.Y.3
-
11
-
-
0035718371
-
2 as high-k gate dielectrics with polysilicon gate electrode
-
2 as high-k gate dielectrics with polysilicon gate electrode. IEDM Tech Dig, 2001:45
-
(2001)
IEDM Tech Dig
, pp. 45
-
-
Kim, Y.1
Gebara, G.2
Freiler, M.3
-
12
-
-
0036045182
-
+ poly-Si gates using chemical oxides and optimized post-annealing
-
+ poly-Si gates using chemical oxides and optimized post-annealing. VLSI Tech Dig, 2002:88
-
(2002)
VLSI Tech Dig
, pp. 88
-
-
Wilk, G.D.1
Green, M.L.2
Ho, M.Y.3
-
14
-
-
0001624819
-
Determination of bandgap and energy band alignment for high-dielectric-constant gate insulators using high resolution X-ray photoelectron spectroscopy
-
Tokyo
-
Itokawa H, Maruyama T, Miyazaki S, et al. Determination of bandgap and energy band alignment for high-dielectric-constant gate insulators using high resolution X-ray photoelectron spectroscopy. Extended Abstracts of the 1999 Int Conf Solid State Devices and Materials, Tokyo, 1999:158
-
(1999)
Extended Abstracts of the 1999 Int Conf Solid State Devices and Materials
, pp. 158
-
-
Itokawa, H.1
Maruyama, T.2
Miyazaki, S.3
-
16
-
-
0039436914
-
2 and Si-O-N gate dielectric layers for silicon microelectronics Understanding the processing, structure, and physical and electrical limits
-
2 and Si-O-N gate dielectric layers for silicon microelectronics Understanding the processing, structure, and physical and electrical limits. J Appl Phys, 2001,90:2057
-
(2001)
J Appl Phys
, vol.90
, pp. 2057
-
-
Green, M.L.1
Gusev, E.P.2
Degraeve, R.3
-
17
-
-
0141426847
-
Design guideline of HfSiON gate dielectrics for 65 nm CMOS generation
-
Watanabe T, Takayanagi M, Iijima R, et al. Design guideline of HfSiON gate dielectrics for 65 nm CMOS generation. Symp VLSI Tech Dig, 2003:19
-
(2003)
Symp VLSI Tech Dig
, pp. 19
-
-
Watanabe, T.1
Takayanagi, M.2
Iijima, R.3
-
18
-
-
0028747841
-
On the universality of inversion layer mobility in Si MOSFETs: Part I Effect of substrate impurity concentration
-
Takagi S, Toriumi A, Iwase M, et al. On the universality of inversion layer mobility in Si MOSFETs: Part I effect of substrate impurity concentration. IEEE Trans Electron Devices, 1994,12:2357
-
(1994)
IEEE Trans Electron Devices
, vol.12
, pp. 2357
-
-
Takagi, S.1
Toriumi, A.2
Iwase, M.3
-
19
-
-
0029379026
-
Direct-current measurements of oxide and interface traps on oxidized silicon
-
Neugroschel A, Sah C H, Han K M, et al. Direct-current measurements of oxide and interface traps on oxidized silicon. IEEE Trans Electron Devices, 1995,42:1657
-
(1995)
IEEE Trans Electron Devices
, vol.42
, pp. 1657
-
-
Neugroschel, A.1
Sah, C.H.2
Han, K.M.3
-
20
-
-
0021201529
-
A reliable approach to charge-pumping measurements in MOS transistors
-
Groeseneken G, Maes H E, Beltran N, et al. A reliable approach to charge-pumping measurements in MOS transistors. IEEE Trans Electron Devices, 1984,31:42
-
(1984)
IEEE Trans Electron Devices
, vol.31
, pp. 42
-
-
Groeseneken, G.1
Maes, H.E.2
Beltran, N.3
-
21
-
-
12144277851
-
2 gated NMOS transistor with high mobility and low gate leakage
-
to be submitted
-
2 gated NMOS transistor with high mobility and low gate leakage. IEEE Electron Device Lett, to be submitted
-
IEEE Electron Device Lett
-
-
Kang, J.F.1
-
22
-
-
2442507891
-
Fermi pinning induced thermal instability of metal gate work functions
-
Yu H Y, Ren C, Yeo Y C, et al. Fermi pinning induced thermal instability of metal gate work functions. IEEE Electron Device Lett, 2004,25:337
-
(2004)
IEEE Electron Device Lett
, vol.25
, pp. 337
-
-
Yu, H.Y.1
Ren, C.2
Yeo, Y.C.3
|