REMcode: Relocating embedded code for improving system efficiency

IEE Proceedings: Computers and Digital Techniques

Volumn 151, Issue 6, 2004, Pages 457-465

  Janapsatya, A ^a   Parameswaran, S ^a   Henkel, J ^b  

^a UNIVERSITY OF NEW SOUTH WALES   (Australia)

^b UNIVERSITY OF KARLSRUHE   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; CACHE MEMORY; CODES (SYMBOLS); HEURISTIC METHODS; HIERARCHICAL SYSTEMS; SEMANTICS; STORAGE ALLOCATION (COMPUTER);

CACHE ALLOCATION; CODE RELOCATION; HEURISTIC CODE PLACEMENT;

EMBEDDED SYSTEMS;

EID: 11244289384     PISSN: 13502387     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1049/ip-cdt:20040942     Document Type: Article

References (33)

1. Intel. Intel pentium 4 processor: Tech specs and features, http:// www.intel.com.apac/eng/home/desktop/pentium4/tech_info.htm, 2003
2. Cotterell, S., and Vahid, F.: 'Synthesis of customized loop caches for core-based embedded systems'. Presented at Int. Conf. on CAD, 2002
3. Banakar, R., Steinke, S., Lee, B.S., Balakrishnan, M., and Marwedel, P.: 'Scratchpad memory: a design alternative for cache on-chip memory in embedded systems'. Proc. CODES, 2002, pp. 73-78
4. Panda, P.R., Dutt, N.D., and Nicolau, A.: 'Efficient utilization of scratch-pad memory in embedded processor applications'. Proc. Conf. on Design and Test in Europe (DATE), 1997, pp. 7-11
5. Bellas, N., Hajj, I., Polychronopoulos, C., and Stamoulis, G.: 'Architectural and compiler support for energy reduction in the memory hierarchy of high performance microprocessors'. Proc. ISLPED, 1998, pp. 70-75
6. Tang, W., Gupta, R., and Nicolau, A.: 'Power savings in embedded processors through decode filter cache'. Presented at Conf. on Design and Test in Europe (DATE), 2002
7. Wang, W., Veidenbaum, A.V., and Nicolau, A.: 'Reducing power with an 10 instruction cache using history-based prediction'. Presented at IWIA, 2002
8. Zhang, C., and Vahid, F.: 'A power-configurable bus for embedded systems'. Presented at IEEE Int. Symp. on Circuits and Systems, 2002, vol. 5
9. Zhang, C., Vahid, F., and Najjar, W.: 'Energy benefits of a configurable line size cache for embedded systems'. Proc. IEEE Computer Society Annual Symp. on VLSI, 2003, pp. 87-91
10. Powell, M.D., Yang, S.H., Falsafi, B., Roy, K., and Vijaykumar, T.N.: 'Reducing leakage in a high-performance deep-submicron instruction cache', IEEE Trans. Very Large Scale Integr. Syst., 2001, pp. 77-89
11. Chang, P.P., Mahlke, S.A., Chen, W.Y., Warter, N.J., and Hwu, W.W.: 'IMPACT: an architectural framework for multiple-instruction-issue processors', Comput. Arch. News, 1991, vol. 19
12. Chow, F.: 'A portable machine-independent global optimizer - design and measurement'. PhD thesis, Computer Systems Lab, Stanford Univ., 1983
13. Hwu, W.W., and Chang, P.P.: 'Achieving high instruction cache performance with an optimizing compiler'. Proc. 16th Annual Int. Symp. on Computer Architecture, 1989, pp. 242-251
14. McFarling, S.: 'Program optimization for instmction caches'. Proc. 3rd Int. Conf. Architectural Support for Programming Languages and Operating Systems, 1989, vol. 17, pp. 183-191
15. McFarling, S.: 'Procedure merging with instruction caches', SIGPLAN Not., 1991, 26, p. 71
16. Parameswaran, S., and Henkel, J.: 'I-CoPES: fast instruction code placement for embedded systems to improve performance and energy efficiency'. Proc. Conf. on ICCAD, 2001, pp. 635-641
17. Tomiyama, H., and Yasuura, H.: 'Code placement techniques for cache miss rate reduction', ACM Trans. Des. Autom. Electron. Syst., 1997, 2, pp. 410-429
18. Li, Y.T., Malik, S., and Wolfe, A.: 'Performance estimation of embedded software with instruction cache modeling', ACM Trans. Des. Autom. Electron. Syst., 1999, 4, pp. 257-279
19. Kirovski, D., Lee, C., Potkonjak, M., and Mangione-Smith, W.H.: 'Application-driven synthesis of memory-intensive systems-on-chip', IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., 1999, 18 pp. 1316-1326
20. Kirk, D.B.: 'SMART (strategic memory allocation for real-time) cache design'. Proc. Symp. on Real-Time Systems, 1989, pp. 229-237
21. Kirk, D.B., and Strosnider, J.K.: 'SMART (strategic memory allocation for real-time) cache design using the mips r3000'. Proc. Symp. on 11th Real-Time Systems, 1990, pp. 322-330
22. Yanbing, L., and Wolf, W.: 'Hardware/software co-synthesis with memory hierarchies'. Presented at Conf. on Design Automation, 1998
23. Yanbing, L., and Wolf, W.: 'Hardware/software co-synthesis with memory hierarchies', IEEE Trans. Computer Aided Design Integr. Circuits Syst., 1999, 18, pp. 1405-1417
24. Young, C., Johnson, D.S., Karger, D.R., and Smith, M.D.: 'Near-optimal intraprocedural branch alignment'. Proc. Conf. on PLDI, 1997, pp. 183-173
25. Dave, B.P., Lakshminarayana, G., and Jha, N.K.: 'COSYN: hardware-software co-synthesis of embedded systems'. Proc. Conf. on Design Automation, 1997, pp. 703-708
26. Hong, I., and Kirovski, D., et al.: 'Power optimisation of variable voltage core-based systems'. Proc. Conf. on Design Automation, 1998, pp. 176-181
27. Givargis, T., Vahid, F., and Henkel, J.: 'A hybrid approach for core-based systems-level power modeling'. Proc. ASP-DAC, 1999, pp. 141-145
28. Simunic, T., Benini, L., and De Micheli, G.: 'Cycle-accurate simulation of energy consumption in embedded systems'. Proc. Conf. on Design Automation, 1999, pp. 867-872
29. Lajolo, M., Raghunathan, A., Dey, S., and Lavagno, L.: 'Efficient power co-estimation techniques for system-on-chip design'. Proc. Conf. on Design and Test in Europe (DATE), 2000, pp. 27-34
30. Hill, M.D., Larus, J.R., and Lebeck, A.R., et al.: 'Warts:wisconsin architectural research tool set', Computer Science Department, University of Wisconsin, http://www.cs.wisc.edu/~markhill/ DineroIV/
31. Edler, J., and Hill, M.D.: Dinero iv trace-driven uniprocessor cache simulator. Computer Science Department, University of Wisconsin
32. Li, Y., and Henkel, J.: 'A framework for estimating and minimizing energy dissipation of embedded hw/sw systems'. Proc. Design Automation Conf., 1998, pp. 188-193
33. Shivakumar, P., and Jouppi, N.P.: Cacti 3.0: An integrated cache timing, power, and area model. Compaq WRL Report, August 2001