A hybrid approach for core-based system-level power modeling

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2000, Pages 141-145

  Givargis, Tony ^a   Vahid, Frank ^a   Henkel, Jörg ^b  

^a University of California ^*  (United States)

^b NEC LABORATORIES AMERICA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ABSTRACTION LEVEL; HIGH-LEVEL MODELS; POWER ESTIMATIONS; REGISTER TRANSFER LEVEL; SIMULATION SPEED-UP; SYSTEM LEVEL DESIGN; SYSTEM-LEVEL MODELING; SYSTEM-ON-A-CHIP DESIGNS;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTER AIDED DESIGN; TABLE LOOKUP;

DISPENSERS;

EID: 84884690219     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/368434.368593     Document Type: Conference Paper

References (19)

1. A.Chandrakasan, M.Potkonjak, J.Rabaey, R.Brodersen, Hyper-LP: A System for Power Minimization using Arhcitectural Transformations, IEEE Proc. of Int'l Conf. on Computer-Aided Design (ICCAD92), pp. 300-303, 1992.
2. J.Chern, J.Huang, L.Arledge, P.Li, P.Yang, Multilevel Metal Capacitance Models for CAD Design synthesis Systems, IEEE Electron Device Letters, vol. 13, no. 1, pp.32-34, January 1992.
3. A.Evans et al., Functional Verification of Large ASICs, Design Automation Conference, 1998.
4. W.Fornaciari, D.Sciuto, C.Silvano, Power Estimation for Architectural Explorations of HW/SW Communication on System-Level Buses, To be published at HW/SW Codesign Workshop, Rome, May 1999.
5. T.Givargis, F.Vahid, Interface Exploration for Reduced Power in Core-Based Systems, International Symposium on System Synthesis, December 1998.
6. T.Givargis, J.Henkel, F.Vahid, Interface and Cache Power Exploration for Core-Based Embedded System Design, Submitted to International Conference on Computer Aided Design, November 1999.
7. R.Gupta and Y. Zorian, Introducing Core-Based System Design, IEEE Design and Test, Vol. 14, No. 4, Oct-Dec 1997, pp. 15-25. (Pubitemid 127654529)
8. T.Kuhn, W.Rosenstiel, U.Kebschull, Object Oriented Hardware Modeling and Simulation Based on Java, International Workshop on IP Based Synthesis and System Design, Grenoble, France, 1998.
9. S.Kumar, J.Aylor, B.Johnson, W.Wulf, Object-Oriented Techniques in Hardware Design, IEEE Computer, vol. 27, pp. 64-70, June 1994.
10. G.Lakshminarayana, A.Raghunathan, K.S.Khouri, N.K.Jha, Common Case Computation: A High-Level Power-Optimizing Technique, IEEE Proc. of Design Automation Conference (DAC99), June 1999.
11. F.Mallet, F.Boeri, and J.F.Duboc, Hardware Architecture Modeling Using an Object-Oriented Method, Proceedings of the 24th EUROMICRO Conference, August 1998.
12. C.Passerone, R.Passerone, C.Sansoe, J.Martin, A.Sangiovanni-Vincentelli, R.McGeer, Modeling Reactive Systems in Java, Proceedings of the Sixth International Workshop on Hardware/Software Codesign, March 1998.
13. B.Payne, Rapid Silicon Prototyping: Paradigm for Custom System-on-a-Chip Design, http://www.vlsi.com/velocity, 1998.
14. A.Raghunathan, S.Dey, N.K.Jha, Glitch analysis, and reduction in register-transfer-level power optimization, IEEE Proc. of Design Automation Conference (DAC96), pp.331-336, 1996.
15. V.Tiwari, Logic and system design for low power consumption, PhD thesis, Princeton University, Nov. 1996.
16. F.Vahid, T.Givargis, Incorporating Cores into System-Level Specification, International Symposium on System Synthesis, December 1998.
17. N.H.E.Weste, K.Eshraghian, Principles of CMOS VLSI Design, Addison Wesley, 1998.
18. J.S.Young, J.MacDonald, M.Shilman, A.Tabbara, P.Hilfinger, A.R.Newton Design and Specification of Embedded Systems in Java Using Successive, Formal Refinement, Proceedings of the Design and Automation Conference, June 1998.
19. National Technology Roadmap for Semiconductors, Semiconductor Industry Association, 1997.