-
3
-
-
0033359508
-
Selective instruction compression for memory energy reduction in embedded systems
-
Benini, L., A. Macii, E. Macii, M. Ponciano. Selective Instruction Compression for Memory Energy Reduction in Embedded Systems. Int. Symp. on Low Power Electronics and Design, 1999.
-
Int. Symp. on Low Power Electronics and Design, 1999
-
-
Benini, L.1
Macii, A.2
Macii, E.3
Ponciano, M.4
-
4
-
-
0012110330
-
Asymptotic Zero-Transition Activity Encoding for Address Busses in Low-Power Microprocessor-Based Systems
-
Benini, L., G. Micheli, E. Macii, D. Sciuto, C. Silvano. Asymptotic Zero-Transition Activity Encoding for Address Busses in Low-Power Microprocessor-Based Systems. IEEE GLS-VLSI-97, 1997.
-
IEEE GLS-VLSI-97, 1997
-
-
Benini, L.1
Micheli, G.2
Macii, E.3
Sciuto, D.4
Silvano, C.5
-
5
-
-
12344315233
-
Dinero IV trace-driven uniprocessor cache simulator
-
Elder, J., M.D. Hill. Dinero IV Trace-Driven Uniprocessor Cache Simulator. http://www.cs.wisc.edu/~markhill/DineroIV.
-
-
-
Elder, J.1
Hill, M.D.2
-
11
-
-
0035159062
-
Memory hierarchy exploration for low power architectures in embedded multimedia applications
-
Kavvadias, N., A. Chatzigeorgiou, N. Zervas, S. Nikolaidis. Memory Hierarchy Exploration For Low Power Architectures in Embedded Multimedia Applications. Int. Conf. on Image Processing, 2001.
-
Int. Conf. on Image Processing, 2001
-
-
Kavvadias, N.1
Chatzigeorgiou, A.2
Zervas, N.3
Nikolaidis, S.4
-
12
-
-
0030679033
-
An approach for quantitative analysis of application-specific dataflow architectures
-
Kienhuis, B., E. Deprettere, K. Vissers, P. van der Wolf. An Approach for Quantitative Analysis of Application-Specific Dataflow Architectures. Application-Specific Systems, Architectures, and Processors, 1997.
-
(1997)
Application-Specific Systems, Architectures, and Processors
-
-
Kienhuis, B.1
Deprettere, E.2
Vissers, K.3
Van Der Wolf, P.4
-
13
-
-
0034875609
-
Power-aware paritioned cache architectures
-
Kim, S., N. Vijaykrishnan, M. Kandemir, A. Sivasubramaniam, M. Irwin, E. Geethanjali. Power-aware Paritioned Cache Architectures. Int. Symp. on Low Power Electronics and Design, 2001.
-
Int. Symp. on Low Power Electronics and Design, 2001
-
-
Kim, S.1
Vijaykrishnan, N.2
Kandemir, M.3
Sivasubramaniam, A.4
Irwin, M.5
Geethanjali, E.6
-
16
-
-
0029546685
-
Characterization and design of a low-power, high-performance cache architecture
-
Ko, U., P. Balsara. Characterization and Design of A Low-Power, High-Performance Cache Architecture. Int. Symp. on VLSI Technology, Systems, and Applications, 1995.
-
Int. Symp. on VLSI Technology, Systems, and Applications, 1995
-
-
Ko, U.1
Balsara, P.2
-
19
-
-
0003589265
-
Low-cost embedded program loop caching - Revisited
-
University of Michigan Technical Report CSE-TR-411-99
-
Lee, L., B. Moyer, J. Arends. Low-Cost Embedded Program Loop Caching - Revisited. University of Michigan Technical Report CSE-TR-411-99, 1999.
-
(1999)
-
-
Lee, L.1
Moyer, B.2
Arends, J.3
-
24
-
-
0029181969
-
Optimization of memory organization and hierarchy for decreased size and power in video and image processing systems
-
Nachtergaele, L., F. Catthoor, F. Balasa, F. Franssen, E. DeGreef, H. Samsom, and H. De Man., Optimization of Memory Organization and Hierarchy for Decreased Size and Power in Video and Image Processing Systems. Int. Workshop on Memory Technology, 1995.
-
Int. Workshop on Memory Technology, 1995
-
-
Nachtergaele, L.1
Catthoor, F.2
Balasa, F.3
Franssen, F.4
Degreef, E.5
Samsom, H.6
De Man, H.7
-
26
-
-
0012189992
-
Memory design and exploration for low power, embedded systems
-
Shiue, W., C. Chakrabarti. Memory Design and Exploration for Low Power, Embedded Systems. Journal of VLSI Signal Processing - Systems for Signal, Image, and Video Technology, Vol. 29, No. 3, pp. 167-178, 2001.
-
(2001)
Journal of VLSI Signal Processing - Systems for Signal, Image, and Video Technology
, vol.29
, Issue.3
, pp. 167-178
-
-
Shiue, W.1
Chakrabarti, C.2
-
29
-
-
0028715171
-
Saving power in the control path of embedded processors
-
Su, C., C. Tsui, A. Despain. Saving Power in the Control Path of Embedded Processors. IEEE Test and Design of Computers, Vol. 11, No. 4, 1994.
-
(1994)
IEEE Test and Design of Computers
, vol.11
, Issue.4
-
-
Su, C.1
Tsui, C.2
Despain, A.3
-
30
-
-
4243397947
-
Efficient simulation of multiple cache configurations using binomial trees
-
Technical Report CSE-TR-111-91, CSE Division, University of Michigan
-
Sugumar, R., and S. Abraham. Efficient Simulation of Multiple Cache Configurations using Binomial Trees. Technical Report CSE-TR-111-91, CSE Division, University of Michigan, 1991.
-
(1991)
-
-
Sugumar, R.1
Abraham, S.2
-
31
-
-
85008540166
-
Platform tuning for embedded systems design
-
Vahid, F., T. Givargis, Platform Tuning for Embedded Systems Design. IEEE Computer, Vol. 34, No 3, 2001.
-
(2001)
IEEE Computer
, vol.34
, Issue.3
-
-
Vahid, F.1
Givargis, T.2
-
32
-
-
0036846599
-
Improving software performance with configurable logic
-
Villarreal, J., D. Suresh, G. Stitt, F. Vahid, and W. Najjar. Improving Software Performance with Configurable Logic. Design Automation of Embedded System, 2002.
-
(2002)
Design Automation of Embedded System
-
-
Villarreal, J.1
Suresh, D.2
Stitt, G.3
Vahid, F.4
Najjar, W.5
-
33
-
-
0012110470
-
A study on the loop behavior of embedded programs
-
Technical Report UCR-CSE-01-03, University of California, Riverside
-
Villarreal, J., R. Lysecky, S. Cotterell, and F. Vahid. A Study on the Loop Behavior of Embedded Programs. Technical Report UCR-CSE-01-03, University of California, Riverside, 2002.
-
(2002)
-
-
Villarreal, J.1
Lysecky, R.2
Cotterell, S.3
Vahid, F.4
|