메뉴 건너뛰기




Volumn , Issue , 2002, Pages 655-662

Synthesis of customized loop caches for core-based embedded systems

Author keywords

Architecture tuning; Customized architectures; Embedded systems; Estimation; Instruction fetching; Loop cache; Low energy; Low power; Memory hierarchy; Synthesis; Tuning

Indexed keywords

ARCHITECTURE TUNING; CUSTOMIZED ARCHITECTURES; INSTRUCTION FETCHING; INSTRUCTION MEMORY HIERARCHY; LOOP CACHE; MICROPROCESSOR CORES;

EID: 0036917239     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/774572.774669     Document Type: Conference Paper
Times cited : (13)

References (34)
  • 4
    • 0012110330 scopus 로고    scopus 로고
    • Asymptotic Zero-Transition Activity Encoding for Address Busses in Low-Power Microprocessor-Based Systems
    • Benini, L., G. Micheli, E. Macii, D. Sciuto, C. Silvano. Asymptotic Zero-Transition Activity Encoding for Address Busses in Low-Power Microprocessor-Based Systems. IEEE GLS-VLSI-97, 1997.
    • IEEE GLS-VLSI-97, 1997
    • Benini, L.1    Micheli, G.2    Macii, E.3    Sciuto, D.4    Silvano, C.5
  • 5
    • 12344315233 scopus 로고    scopus 로고
    • Dinero IV trace-driven uniprocessor cache simulator
    • Elder, J., M.D. Hill. Dinero IV Trace-Driven Uniprocessor Cache Simulator. http://www.cs.wisc.edu/~markhill/DineroIV.
    • Elder, J.1    Hill, M.D.2
  • 19
    • 0003589265 scopus 로고    scopus 로고
    • Low-cost embedded program loop caching - Revisited
    • University of Michigan Technical Report CSE-TR-411-99
    • Lee, L., B. Moyer, J. Arends. Low-Cost Embedded Program Loop Caching - Revisited. University of Michigan Technical Report CSE-TR-411-99, 1999.
    • (1999)
    • Lee, L.1    Moyer, B.2    Arends, J.3
  • 28
  • 29
    • 0028715171 scopus 로고
    • Saving power in the control path of embedded processors
    • Su, C., C. Tsui, A. Despain. Saving Power in the Control Path of Embedded Processors. IEEE Test and Design of Computers, Vol. 11, No. 4, 1994.
    • (1994) IEEE Test and Design of Computers , vol.11 , Issue.4
    • Su, C.1    Tsui, C.2    Despain, A.3
  • 30
    • 4243397947 scopus 로고
    • Efficient simulation of multiple cache configurations using binomial trees
    • Technical Report CSE-TR-111-91, CSE Division, University of Michigan
    • Sugumar, R., and S. Abraham. Efficient Simulation of Multiple Cache Configurations using Binomial Trees. Technical Report CSE-TR-111-91, CSE Division, University of Michigan, 1991.
    • (1991)
    • Sugumar, R.1    Abraham, S.2
  • 31
    • 85008540166 scopus 로고    scopus 로고
    • Platform tuning for embedded systems design
    • Vahid, F., T. Givargis, Platform Tuning for Embedded Systems Design. IEEE Computer, Vol. 34, No 3, 2001.
    • (2001) IEEE Computer , vol.34 , Issue.3
    • Vahid, F.1    Givargis, T.2
  • 33
    • 0012110470 scopus 로고    scopus 로고
    • A study on the loop behavior of embedded programs
    • Technical Report UCR-CSE-01-03, University of California, Riverside
    • Villarreal, J., R. Lysecky, S. Cotterell, and F. Vahid. A Study on the Loop Behavior of Embedded Programs. Technical Report UCR-CSE-01-03, University of California, Riverside, 2002.
    • (2002)
    • Villarreal, J.1    Lysecky, R.2    Cotterell, S.3    Vahid, F.4


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.