I-CoPES: Fast instruction code placement for embedded systems to improve performance and energy efficiency

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers

Volumn , Issue , 2001, Pages 635-641

  Parameswaran, Sri ^a   Henkel, Jörg ^b  

^a UNIVERSITY OF NEW SOUTH WALES   (Australia)

^b NEC LABORATORIES AMERICA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; CODES (SYMBOLS); COMPUTATIONAL COMPLEXITY; COMPUTER SIMULATION; DIGITAL STORAGE; EMBEDDED SYSTEMS; ENERGY EFFICIENCY;

INSTRUCTION CODES;

CACHE MEMORY;

EID: 0035208466     PISSN: 10923152     EISSN: None     Source Type: Journal    
DOI: 10.1109/ICCAD.2001.968728     Document Type: Article

References (29)

1. Program optimization for instruction caches
2. Procedure merging with instruction caches
3. Memory data organization for improved cache performance in embedded processor applications
4. Augmenting loop tiling with data alignment for improved cache performance
5. Hardware/software co-synthesis with memory hierarchies
6. Hardware/software co-synthesis with memory hierarchies
7. COSYN: Hardware-software co-synthesis of embedded systems
8. Power optimization of variable voltage core-based systems
9. A hybrid approach for core-based system-level power modeling
10. Cycle-accurate simulation of energy consumption in embedded systems
11. Efficient power co-estimation techniques for system-on-chip design
12. SMART (strategic memory allocation for real-time) cache design
13. SMART (strategic memory allocation for real-time) cache design using the MIPS R3000
14. Application-driven synthesis of memory-intensive systems-on-chip
15. Performance estimation of embedded software with instruction cache modeling
16. Code placement techniques for cache miss rate reduction
17. Code transformations for low power caching in embedded multimedia professors
18. How to solve the current memory access and data transfer bottlenecks: At the processor architecture or at the compiler level?
19. A framework for estimating and minimizing energy dissipation of embedded HW/SW systems
20. Code placement in hardware software co-synthesis to improve performance and reduce cost