Hexagonal binary decision diagram quantum circuit approach for ultra-low power III-V quantum LSIs

IEICE Transactions on Electronics

Volumn E87-C, Issue 11, 2004, Pages 1757-1768

  Hasegawa, Hideki ^a   Kasai, Seiya ^a   Sato, Taketomo ^a  

^a HOKKAIDO UNIVERSITY   (Japan)

Author keywords

Binary decision diagram (BDD); Intelligent quantum (IQ) chip; Nanostructure network; Quantum devices; Quantum LSI

Indexed keywords

DATA STORAGE EQUIPMENT; DECISION THEORY; MICROPROCESSOR CHIPS; MOLECULAR BEAM EPITAXY; NANOSTRUCTURED MATERIALS; QUANTUM ELECTRONICS;

BINARY DECISION DIAGRAM (BDD); INTELLIGENT QUANTUM (IQ) CHIPS; NANOSTRUCTURE NETWORKS; QUANTUM DEVICES; QUANTUM LSI;

LSI CIRCUITS;

EID: 10444273119     PISSN: 09168524     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (37)

1. International Technology Roadmap for Semiconductors: http:// public.itrs.net/
2. UC Berkeley web site: http://robotics.eecs.berkeley.edu/~pister/ SmartDust/
3. Intel web site: http://www.intel.co.jp/research/exploratory/wireless_sensors.htm
4. M. Usami and M. Ohki, "The μ-chip: An ultra-small 2.45 GHz RFID chip for ubiquitous recognition application," IEICE Trans. Electron., Vol.E86-C, no.4, pp.521-528, April 2003.
5. IQ chip in 21st Century COE program of Hokkaido Univ.: http://www.rciqe.hokudai.ac.jp
6. P. Gelsigner, "Microprocessors for the new millennium: Challenges, opportunities, and new frontiers," Tech. Dig. 2001 ISSCC, pp.22-25, 2001. Web site: http://www.intel.com/research/silicon/micron.htm
7. B.E. Kane, "A silicon-based nuclear spin quantum computer," Nature, vol.393, pp.133-137, 1998.
8. S. Kasai, Y. Amemiya, and H. Hasegawa, "GaAs Schottky wrap-gate binary-decision-diagram devices for realization of novel single electron logic architecture," Tech. Dig. 2000 IEDM, pp.585-588, 2000.
9. H. Hasegawa and S. Kasai, "Hexagonal binary decision diagram quantum logic circuits using Schottky in-plane and wrap-gate control of GaAs and InGaAs nanowires," Physica E, vol.11, pp.149-154, 2001.
10. S. Kasai and H. Hasegawa, "A single electron binary-decision-diagram quantum logic circuit based on Schottky wrap gate control of a GaAs nanowire hexagon," IEEE Electron Device Lett., vol.23, no.8, pp.446-448, 2002.
11. S.B. Akers, "Binary decision diagrams," IEEE Trans. Comput., vol.C-27, no.6, pp.509-516, 1978.
12. K. Yano, Y. Sasaki, K. Rikino, and K. Seki, "Top-down pass-transistor logic design," IEEE J. Solid-State Circuits, vol.31, no.6, pp.792-803, 1996.
13. N. Asahi, M. Akazawa, and Y. Amemiya, "Binary-decision-diagram device," IEEE Trans. Electron Devices, vol.44, no.7, pp.1109-1116, 1997.
14. S. Kasai, K. Jinushi, H. Tomozawa, and H. Haseegawa, "Fabrication and characterization of GaAs single electron devices having single and multiple dots based on Schottky in-plane-gate and wrap-gate control of two-dimensional electron gas," Jpn. J. Appl. Phys. 1, vol.36, pp.1678-1685, 1997.
15. S. Kasai, M. Yumoto, and H. Hasegawa, "Fabrication of GaAs-based integrated half and full adders by novel hexagonal BDD quantum circuit approach," Solid State Electron., vol.47, pp. 199-204, 2003.
16. S. Kasai and H. Hasegawa, "Gate controlled conductance oscillations in GaAs Schottky wrap-gate single electron transistors," Proc. 25th International Conference on the Physics of Semiconductors Part II, Springer Proceedings in Physics 87, N. Miura and T. Ando, ed., pp.1817-1818, Springer-Verlag, Berlin, 2001.
17. M. Yumoto, S. Kasai, and H. Hasegawa, "Graph-based quantum logic circuits and their realization by novel GaAs multiple quantum wire branch switches utilizing Schottky wrap gates," Micro-electron. Eng., vol.63, pp.287-291, 2002.
18. S. Kasai and H. Hasegawa, "GaAs and InGaAs single electron-hexagonal nanowire circuits based on binary decision diagram logic architecture," Physica E, vol.13, pp.925-929, 2002.
19. R. Chau, "30 nm and 20 nm physical gate length CMOS transistors," 2001 Silicon Nanoelectronics Workshop, Kyoto, Japan, June 2001.
20. S.Y. Chou, P.R. Krauss, and P.J. Renstrom, "Nanoimprint lithography," J. Vac. Sci. Technol. B, vol.14, pp.4129-4133, 1996.
21. X.-L. Wang, M. Ogura, and H. Matsuhata, "Flow rate modulation epitaxy of AlGaAs/GaAs quantum wires on nonplanar substrate," Appl. Phys. Lett., vol.66, pp.1506-1508, 1995.
22. H. Hasegawa, H. Fujikura, and H. Okada, "Molecular beam epitaxy and device applications of III-V semiconductor nanowires," MRS Bulletin, vol.24, pp.25-30, 1999.
23. T. Sato, I. Tamai, C. Jiang, and H. Hasegawa, "Selective MBE growth of GaAs/AlGaAs nanowires on patterned GaAs (001) substrates and its application to hexagonal nanowire network formation," Institute of Physics Conference Series, vol.170, pp.325-330, 2002.
24. E. Kapon, M.C. Tamargo, and D.M. Hwang, "Molecular beam epitaxy of GaAs/AlGaAs superlattice heterostructures on nonplanar substrates," Appl. Phys. Lett., vol.50, pp.347-349, 1987.
25. K. Kumakura, J. Motohisa, and T. Fukui, "Formation and characterization of coupled quantum dots (CQDs) by selective area metalorganic vapor phase epitaxy," J. Crys. Growth, vol.170, pp.700-704, 1997.
26. C. Jiang and H. Hasegawa, "Molecular beam epitaxy growth of high-quality linear arrays of InGaAs ridge quantum wires with nanometer wire widths and submicron wire pitches on patterned InP substrates," Jpn. J. Appl. Phy., vol.41, pp.972-976, 2002.
27. A. Ito, T. Muranaka, C. Jiang, and H. Hasegawa, "Formation of high-density hexagonal networks of InGaAs ridge quantum wires by atomic hydrogen-assisted selective molecular beam epitaxy," Appl. Surf. Sci., vol.190, pp.231-235, 2002.
28. T. Sato, I. Tamai, S. Yoshida, and H. Hasegawa, "Control of heterointerface cross-sections of GaAs ridge quantum wires by selective molecular beam epitaxy," 9th International Conference on the Formation of Semiconductor Interfaces (ICFSI-9), Madrid, Spain, Sept. 2003.
29. T. Sato, I. Tamai, and H. Hasegawa, "Mechanism of selective growth of GaAs ridge quantum wires on non-planar substrates during molecular beam epitaxy," Conference on The Physics and Chemistry of Semiconductor Interfaces (PCSI-31), Hawaii, USA, Jan. 2004.
30. 2," 5th International Conference on Indium Phosphide and Related Materials (IPRM 2003), Santa Barbara, USA, May 2003.
31. M.T. Bohr, "Nanotechnology goals and challenges for electronic applications," IEEE Trans. Nanotech., vol.1, no.1, pp.56-62, 2002. Also see, http://www.intel.com/research/silicon/mooreslaw.htm
32. T. Sato, S. Kasai, and H. Hasegawa, "Current transport and capacitance-voltage characteristics of GaAs and InP nanometer-sized schottky contacts formed by in situ electrochemical process," Appl. Surf. Sci., vol.175/176, pp.181-186, 2001.
33. H. Hasegawa, N. Negoro, S. Kasai, Y. Ishikawa, and H. Fujikura, "Effects of gap states on scanning tunneling spectra observed on (110)- and (001)-oriented clean surfaces and ultrathin Si layer covered surfaces of GaAs prepared by molecular beam epitaxy," J. Vac. Sci. Technol. B, vol.18, pp.2100-2108, 2000.
34. N. Negoro, S. Anantathanasarn, and H. Hasegawa, "Effects of Si deposition on the properties of Ga-rich (4×6) GaAs (001) surfaces," J. Vac. Sci. Tech. B, vol.21, pp.1945-1952, 2003.
35. S. Anantathanasarn and H. Hasegawa, "Pinning-free GaAs MIS structures with Si interface control layers formed on (4 × 6) recon structed (001) surface," Appl. Surf. Sci., vol.216, pp.275-282, 2003.
36. R. Jia, S. Kasai, and H. Hasegawa, "Side gating phenomenon in GaAs quantum wire transistors," Extended Abstracts of 2003 International Conference on Solid State Devices and Materials, pp.588-589, 2003.
37. R. Jia, S. Kasai, and H. Hasegawa, "Device isolation issue for high density integration of GaAs quantum wire transistors," 16th International Vacuum Congress, Venice, Italy, June-July 2004.