-
1
-
-
0034453418
-
Complementary silicide source/drain thin-body MOSFETs for the 20-nm gate-length regime
-
J. Kedzierski, P. Xuan, E. Anderson, J. Boker, T. King, and C. Hu, "Complementary silicide source/drain thin-body MOSFETs for the 20-nm gate-length regime," in IEDM Tech. Dig., 2000, pp. 57-60.
-
(2000)
IEDM Tech. Dig.
, pp. 57-60
-
-
Kedzierski, J.1
Xuan, P.2
Anderson, E.3
Boker, J.4
King, T.5
Hu, C.6
-
2
-
-
36449006867
-
Silicon field-effect transistor based on quantum tunneling
-
J.R. Tucker, C. Wang, and P.S. Carney, "Silicon field-effect transistor based on quantum tunneling," Appl. Phys. Lett., vol. 65, pp. 618-620, 1994.
-
(1994)
Appl. Phys. Lett.
, vol.65
, pp. 618-620
-
-
Tucker, J.R.1
Wang, C.2
Carney, P.S.3
-
3
-
-
0031072047
-
A MOS transistor with Schottky source/drain contacts and a self-aligned low-resistance T-gate
-
S.A. Rishton, K. Ismail, J.O. Chu, and K. Chan, "A MOS transistor with Schottky source/drain contacts and a self-aligned low-resistance T-gate," Microelectron. Eng., vol. 35, pp. 361-363, 1997.
-
(1997)
Microelectron. Eng.
, vol.35
, pp. 361-363
-
-
Rishton, S.A.1
Ismail, K.2
Chu, J.O.3
Chan, K.4
-
4
-
-
0012072882
-
New complimentary metal-oxide-semiconductor technology with self-aligned Schottky source/drain and low-resistance T-gates
-
S.A. Rishton, K. Ismail, J.O. Chu, K. Chan, and K.Y. Lee, "New complimentary metal-oxide-semiconductor technology with self-aligned Schottky source/drain and low-resistance T-gates," J. Vac. Sci. Technol. B, Microelectron., vol. 15, pp. 2795-2798, 1997.
-
(1997)
J. Vac. Sci. Technol. B, Microelectron.
, vol.15
, pp. 2795-2798
-
-
Rishton, S.A.1
Ismail, K.2
Chu, J.O.3
Chan, K.4
Lee, K.Y.5
-
5
-
-
0033310835
-
Analysis of short-channel Schottky source/drain metal-oxide-semiconductor field-effect transistor on silicon-on-insulator substrate and demonstration of sub-50-nm n-type devices with metal gate
-
W. Saitoh, A. Itoh, S. Yamagami, and M. Asada, "Analysis of short-channel Schottky source/drain metal-oxide-semiconductor field-effect transistor on silicon-on-insulator substrate and demonstration of sub-50-nm n-type devices with metal gate," Jpn. J. Appl. Phys., vol. 38, pp. 6226-6231, 1999.
-
(1999)
Jpn. J. Appl. Phys.
, vol.38
, pp. 6226-6231
-
-
Saitoh, W.1
Itoh, A.2
Yamagami, S.3
Asada, M.4
-
6
-
-
0032672720
-
35-nm metal gate p-type metal-oxide-semiconductor field-effect transistor with PtSi Schottky source/drain on separation by implanted oxygen substrate
-
W. Saitoh, S. Yamagami, A. Itoh, and M. Asada, "35-nm metal gate p-type metal-oxide-semiconductor field-effect transistor with PtSi Schottky source/drain on separation by implanted oxygen substrate," Jpn. J. Appl. Phys., vol. 38, pp. L629-L631, 1999.
-
(1999)
Jpn. J. Appl. Phys.
, vol.38
-
-
Saitoh, W.1
Yamagami, S.2
Itoh, A.3
Asada, M.4
-
7
-
-
0034245187
-
A 25-nm long channel metal-gate p-type Schottky source/drain metal-oxide-semiconductor field effect transistor on separation-by-implanted-oxygen substrate
-
A. Itoh, M. Saitoh, and M. Asada, "A 25-nm long channel metal-gate p-type Schottky source/drain metal-oxide-semiconductor field effect transistor on separation-by-implanted-oxygen substrate," Jpn. J. Appl. Phys., vol. 39, pp. 4757-4758, 2000.
-
(2000)
Jpn. J. Appl. Phys.
, vol.39
, pp. 4757-4758
-
-
Itoh, A.1
Saitoh, M.2
Asada, M.3
-
8
-
-
0033593712
-
Sub-40 nm PtSi Schottky source/drain metal-oxide-semiconductor field-effect transistors
-
C. Wang, J.P. Snyder, and J.R. Tucker, "Sub-40 nm PtSi Schottky source/drain metal-oxide-semiconductor field-effect transistors," Appl Phys. Lett., vol. 74, pp. 1174-1176, 1999.
-
(1999)
Appl Phys. Lett.
, vol.74
, pp. 1174-1176
-
-
Wang, C.1
Snyder, J.P.2
Tucker, J.R.3
-
9
-
-
0000754750
-
Reduction of the floating body effect in SOI MOSFETs by using Schottky source/drain contacts
-
M. Nishisaka and T. Asano, "Reduction of the floating body effect in SOI MOSFETs by using Schottky source/drain contacts," Jpn. J. Appl. Phys., vol. 37, pp. 1295-1299, 1998.
-
(1998)
Jpn. J. Appl. Phys.
, vol.37
, pp. 1295-1299
-
-
Nishisaka, M.1
Asano, T.2
-
10
-
-
0037967604
-
Suppression of leakage current in Schottky barrier metaloxide-semiconductor field-effect transistors
-
L.E. Calvet, H. Luebben, M.A. Reed, C. Wang, J.P. Snyder, and J.R. Tucker, "Suppression of leakage current in Schottky barrier metaloxide-semiconductor field-effect transistors," J. Appl. Phys., vol. 91, pp. 757-759, 2002.
-
(2002)
J. Appl. Phys.
, vol.91
, pp. 757-759
-
-
Calvet, L.E.1
Luebben, H.2
Reed, M.A.3
Wang, C.4
Snyder, J.P.5
Tucker, J.R.6
-
11
-
-
0026138240
-
1-x PMOS
-
May
-
1-x PMOS," IEEE Electron Device Lett., vol. 12, pp. 154-156, May 1991.
-
(1991)
IEEE Electron Device Lett.
, vol.12
, pp. 154-156
-
-
Nayak, D.K.1
Woo, J.C.S.2
Park, J.S.3
Wang, K.L.4
MacWilliams, K.P.5
-
12
-
-
0024645549
-
x contact for application in an infrared image sensor
-
x contact for application in an infrared image sensor," Jpn. J. Appl. Phys., vol. 28, pp. L544-L546, 1989.
-
(1989)
Jpn. J. Appl. Phys.
, vol.28
-
-
Kanaya, H.1
Hasegawa, F.2
Yamaka, E.3
Moriyama, T.4
Nakajima, M.5
-
13
-
-
0033901411
-
Nanoscale ultra-thin-body silicon-on-insulator p-MOSFET with a SiGe/Si heterostructure channel
-
May
-
Y.C. Yeo, V. Subramanian, J. Kedzierski, P. Xuan, T.J. King, J. Bokor, and C. Hu, "Nanoscale ultra-thin-body silicon-on-insulator p-MOSFET with a SiGe/Si heterostructure channel," IEEE Electron Device Lett., vol. 21, pp. 161-163, May 2000.
-
(2000)
IEEE Electron Device Lett.
, vol.21
, pp. 161-163
-
-
Yeo, Y.C.1
Subramanian, V.2
Kedzierski, J.3
Xuan, P.4
King, T.J.5
Bokor, J.6
Hu, C.7
-
14
-
-
0036474993
-
Design and fabrication of 50-nm thin-body p-MOSFETs with a SiGe heterostructure channel
-
Feb.
-
Y.C. Yeo, V. Subramanian, J. Kedzierski, P. Xuan, T.J. King, J. Boker, and C. Hu, "Design and fabrication of 50-nm thin-body p-MOSFETs with a SiGe heterostructure channel," IEEE Trans. Electron Devices, vol. 49, pp. 279-286, Feb. 2002.
-
(2002)
IEEE Trans. Electron Devices
, vol.49
, pp. 279-286
-
-
Yeo, Y.C.1
Subramanian, V.2
Kedzierski, J.3
Xuan, P.4
King, T.J.5
Boker, J.6
Hu, C.7
-
15
-
-
0012095072
-
-
submitted for publication
-
K. Ikeda, Y. Yamashita, A. Endoh, K. Hikosaka, and T. Mimura, IEEE Trans. Electron Devices, submitted for publication.
-
IEEE Trans. Electron Devices
-
-
Ikeda, K.1
Yamashita, Y.2
Endoh, A.3
Hikosaka, K.4
Mimura, T.5
-
16
-
-
0035714811
-
A 50-nm CMOS technology for high-speed, low-power, and RF applications in 100-nm node SoC platform
-
K. Ohnishi, R. Tsuchiya, T. Yamauchi, F. Ootsuka, K. Mitsuda, M. Hase, T. Nakamura, T. Kawahara, and T. Onai, "A 50-nm CMOS technology for high-speed, low-power, and RF applications in 100-nm node SoC platform," in IEDM Tech. Dig., 2001, pp. 227-230.
-
(2001)
IEDM Tech. Dig.
, pp. 227-230
-
-
Ohnishi, K.1
Tsuchiya, R.2
Yamauchi, T.3
Ootsuka, F.4
Mitsuda, K.5
Hase, M.6
Nakamura, T.7
Kawahara, T.8
Onai, T.9
-
17
-
-
79955990553
-
Relaxed SiGe-on-insulator substrates without thick SiGe buffer layers
-
T. Mizuno, N. Sugiyama, T. Tezuka, and S. Takagi, "Relaxed SiGe-on-insulator substrates without thick SiGe buffer layers," Appl. Phys. Lett., vol. 80, pp. 601-603, 2002.
-
(2002)
Appl. Phys. Lett.
, vol.80
, pp. 601-603
-
-
Mizuno, T.1
Sugiyama, N.2
Tezuka, T.3
Takagi, S.4
|