Crosstalk noise minimization in domino logic design

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 20, Issue 9, 2001, Pages 1091-1100

  Kim, Ki Wook ^a,b   Kang, Sung Mo ^a,c  

^a IEEE   (United States)

^b Pluris Inc   (United States)

^c Santa Cruz   (United States)

Author keywords

Crosstalk; Deep submicrometer noise; Domino logic synthesis

Indexed keywords

CROSSTALK IMMUNITY SET (CIS);

ALGORITHMS; CROSSTALK; LOGIC CIRCUITS; ROUTERS; SPURIOUS SIGNAL NOISE;

LOGIC DESIGN;

EID: 0035441695     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.945305     Document Type: Article

References (43)

1. Noise in deep submicron digital design
2. Figures of merit to characterize the importance of on-chip inductance
3. Test generation for crosstalk-induced delay in integrated circuits
4. Interconnect scaling: The real limiter to high performance ULSI
5. Calculating worst-case gate delays due to dominant capacitance coupling
6. Asymptotic waveform evaluation for timing analysis
7. PRIMA: Passive reduced order interconnect macromodeling algorithm
8. Stable and efficient reduction of substrate model networks using congruence transforms
9. Efficient reduced-order modeling of frequency-dependent coupling inductances associated with 3-D interconnect structures
10. Determination of worst-case aggressor alignment for delay calculation
11. Deep submicrometer timing analysis in presence of crosstalk
12. TACO: Timing analysis with coupling
13. Critical path analysis using a dynamically bounded delay model
14. Test generation in VLSI circuits for crosstalk noise
15. An approach to the analysis and detection of crosstalk faults in digital VLSI circuits
16. Automatic test pattern generation for crosstalk glitches in digital circuits
17. Methodology of detection of spurious signals in VLSI circuits
18. A spacing algorithm for performance enhancement and crosstalk reduction
19. Crosstalk minimization using wire perturbations
20. Minimum crosstalk switchbox routing
21. Techniques for crosstalk avoidance in the physical design of high performance digital systems
22. Global routing with crosstalk constraints
23. Post global routing crosstalk risk estimation and reduction
24. Digital sensitivity: Predicting signal interaction using functional analysis
25. Reducing crosscoupling among interconnect wires in deep-submicron datapath design
26. Toward true crosstalk noise analysis
27. Perturb and simplify: Multilevel boolean network optimizer
28. Recursive learning: A new implication technique for efficient solutions to CAD problems: Test, verification and optimization
29. A nine-valued circuit model for test generation
30. A topological search algorithm for ATPG
31. Advanced automatic test pattern generation and redundancy identification techniques
32. New techniques for deterministic test pattern generation
33. The complexity of fault detection problems for combinational logic circuits
34. Dynamic variable ordering for ordered binary decision diagrams
35. Logic optimization by output phase assignment in dynamic logic synthesis
36. Domino logic synthesis and technology mapping
37. Implication graph based domino logic synthesis
38. Automated phase assignment for the synthesis of low power domino circuits
39. Wire routing by optimizing channel assignment within large apertures
40. Simulated annealing approach to crosstalk minimization in gridded channel routing
41. An efficient layout style for dynamic functional cells
42. Technology mapping for domino logic