Deep sub-micron static timing analysis in presence of crosstalk

Proceedings - International Symposium on Quality Electronic Design, ISQED

Volumn 2000-January, Issue , 2000, Pages 505-512

  Tehrani, Peivand F ^a   Chyou, Shang Woo ^a   Ekambaram, Uma ^a  

^a SYNOPSYS INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

SPICE; SWITCHING;

CELL LEVELS; COUPLED INTERCONNECTS; CROSS-TALK PROBLEM; DEEP SUB-MICRON; STATIC TIMING ANALYSIS; SWITCHING SPEED; TIMING VERIFICATION;

CROSSTALK;

EID: 0003107721     PISSN: 19483287     EISSN: 19483295     Source Type: Conference Proceeding    
DOI: 10.1109/ISQED.2000.838937     Document Type: Conference Paper

References (9)

1. L. W. Nagel SPICE2, "A Computer Program to Simulate Semiconductor Circuits", Technical Report ERL-M520, UC-Berkeley, May 1975
2. J. Rubinstein, P. Penfield and M. Horowitz, "Signal Delay in RC Tree Networks", IEEE Trans. on Computer Aided Design, no. 2, 1983, pp. 202-21 1.
3. L. T. Pillage and R. A. Rohrer, "Asymptotic Waveform Evaluation for Timing Analysis", IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 9, no. 4, April 1990, pp. 352-366.
4. PathMill is a trademark of SYNOPSYS Inc.. Some subject matters in this paper are covered by one or more pending U. S. patents.
5. F. Dartu, L. T. Pileggi, "Calculating Worst-Case Gate Delays Due to Dominant Capacitance Coupling", Proc. Design Automution Conference, 1997.
6. P. D. Gross, R. Arunachalam, K. Rajagopal, L. T. Pileggi, "Determination of Worst-Case Aggressor Alignment for Delay Calculation", Proc. International Conference on Computer-Aided Design 1998, pp. 212-219.
7. F. Dartu, N. Menezes, L. T. Pileggi, "Performance Computation for Precharacterized CMOS Gates with RC Loads", IEEE Trans. on Computer Aided Design, vol 15, no. 5, May 1996, pp. 544-553.
8. C. L. Ratzlaff, L. T. Pillage, "RICE: Rapid Interconnect Circuit Evaluation Using AWE", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 913 no. 6, June 1994, pp. 763-776.
9. C. L. Ratzlaff, N. Gopal, L. T. Pillage, "RICE: Rapid Interconnect CircuitEvaluator", Proc. Design Automation Conference, 1991. pp. 555-560.