Recent progress of submicron CMOS using 6H-SiC for smart power applications

IEEE Transactions on Electron Devices

Volumn 46, Issue 3, 1999, Pages 546-554

  Lam, Man Pio ^a   Kornegay, Kevin T ^b  

^a IEEE   (United States)

^b Cornell University   (United States)

Author keywords

High temperature; Mosfet's; Silicon carbide

Indexed keywords

ELECTRIC POTENTIAL; ELECTRIC RESISTANCE; ELECTRIC SWITCHES; INTEGRATED CIRCUIT MANUFACTURE; LOGIC GATES; MOSFET DEVICES; OSCILLATORS (ELECTRONIC); SEMICONDUCTING SILICON COMPOUNDS; SILICON CARBIDE;

PARASITIC SERIES RESISTANCE;

CMOS INTEGRATED CIRCUITS;

EID: 0033098345     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/16.748875     Document Type: Article

References (16)

1. D.B. Slater, Jr., G. M. Johnson, L. A. Lipkin, A. V. Suvorov, and J. W. Palmour, "Demonstration of a 6H-S1C CMOS technology," in IEEE Device Res. Conf. Dig., Santa Barbara, ÇA, June 24-26, 1996, pp. 162-163.
2. S. Ryu, K. T. Kornegay, J. A. Cooper, Jr., and M. R. Melloch, "Monolithic digital CMOS integrated circuits in 6H-S1C using an implanted p-well process," IEEE Electron Device Lett., vol. 18, pp. 194-196, May 1997.
3. S. Ryu, K. T. Kornegay, J. A. Cooper, Jr., and M. R. Melloch, "Digital CMOS 1C's in 6H-S1C operating on a 5 V power supply," IEEE Trans. Electron Devices, vol. 45, pp. 45-53, Jan. 1998.
4. J.N. Shenoy, J. A. Cooper, Jr., and M. R. Melloch, "High-voltage double-implanted power MOSFET's in 6H-SiC," IEEE Electron Device Lett., vol. 18, pp. 93-95, Mar. 1997.
5. J. Spitz, M. R. Melloch, J. A. Cooper, Jr., and M. A. Capano, "2.6 kV 4H-S1C lateral DMOS- FET's," IEEE Electron Devices Lett., vol. 19, pp. 100-102, Apr. 1998.
6. W. Xie, J. A. Cooper, Jr. and M. R. Melloch, "Monolithic NMOS digital integrated circuits in 6H-S1C," IEEE Electron Device Lett., vol. 15, pp. 455-457, Nov. 1994.
7. J.-S. Chen and K. T. Kornegay, "A class AB SiC CMOS power OPAMP with stable voltage gain over a wide temperature range," Proc. Inst. Elect. Eng.-Circuits, Devices and Systems, vol. 144, pp. 22-28, Feb. 1997.
8. J. Chen, S. Ryu and K. T. Kornegay, "A silicon carbide CMOS intelligent gate driver circuit," IEEE J. Solid State Circuits, vol. 34, pp. 192-204, Feb. 1999.
9. B.J. Baliga, "An overview of smart power technology," IEEE Trans. Electron Devices, vol. 38, pp. 1568-1575, July 1991.
10. S. Seshadri, A. K. Agarwal, L. B. Rowland, J. B. Casady, and C. D. Braudt, "Demonstration of a 700 V asymmetrical, 4H-S1C gate turn-off thyristor (GTO)," in IEEE Device Res. Conf., Fort Collins, CO, 1997.
11. K. Terada and H. Muta, "A new method to determine effective MOSFET channel length," Jpn. J. Appl. Phys., p. 953, May 1979.
12. J.G. Chern, P. Cheang, R. F. Motta, and A. Godinho, "A new method to determine MOSFET channel length," IEEE Electron. Device Lett., vol. 1, pp. 170-173, Sept. 1980.
13. L.A. Lipkin and J. W. Palmour, "Improved oxidation procedures for reduced SiO2/SiC defects," J. Electron Mater., vol. 25, no. 5, pp. 909-915.
14. J.N. Shenoy, G. L. Chindalore, M. R. Melloch, J. A. Cooper, Jr., J. W. Palmour and K. G. Irvine, "Characterization and optimization of the SiO2/SiC MOS interface," J. Electron. Mater., vol. 24, pp. 203-209, 1995.
15. T. Kimoto, A. Itoh, H. Matsunami, T. Nakato and M. Watanable, "Aluminum and boron ion implantation into 6H-S1C epilayers," J. Electron. Mater., vol. 25, no. 5, pp. 879-884, 1996.
16. _, "The effects of n+ dose in implantation into 6H-S1C epilayers," J. Electron. Mater., vol. 24, no. 4, pp. 235-240, 1995.