A 1.2-pJ/bit 16-Gb/s 60-GHz OOK transmitter in 65-nm CMOS for wireless network-on-chip

IEEE Transactions on Microwave Theory and Techniques

Volumn 62, Issue 10, 2014, Pages 2357-2369

  Yu, Xinmin ^a,b   Sah, Suman Prasad ^a,c   Rashtian, Hooman ^d   Mirabbasi, Shahriar ^e   Pande, Partha Pratim ^a   Heo, Deukhyoun ^a  

^a Washington State University   (United States)

^b QUALCOMM INC   (United States)

^c MaxLinear Inc   (United States)

^d University of California   (United States)

^e UNIVERSITY OF BRITISH COLUMBIA   (Canada)

Author keywords

Bulk driven; CMOS; drive amplifier (DA); low power; millimeter wave; modulator; neutralization; on off keying (OOK); transmitter (TX); voltage controlled oscillator (VCO); wireless network on chip (WiNoC)

Indexed keywords

AMPLIFIERS (ELECTRONIC); CIRCUIT OSCILLATIONS; CMOS INTEGRATED CIRCUITS; DIGITAL STORAGE; ENERGY EFFICIENCY; LOW POWER ELECTRONICS; MICROPROCESSOR CHIPS; MILLIMETER WAVES; MODULATORS; MONOLITHIC MICROWAVE INTEGRATED CIRCUITS; NETWORK-ON-CHIP; OSCILLISTORS; SERVERS; TRANSMITTERS; VARIABLE FREQUENCY OSCILLATORS; VLSI CIRCUITS; WIRELESS NETWORKS;

BULK-DRIVEN; DRIVE AMPLIFIERS; LOW POWER; NEUTRALIZATION; ON-OFF KEYING; TRANSMITTERS (TX);

WIRELESS INTERCONNECTS;

EID: 85027951367     PISSN: 00189480     EISSN: None     Source Type: Journal    
DOI: 10.1109/TMTT.2014.2347919     Document Type: Article

References (35)

1. H. G. Lee, N. Chang, U. Y. Ogras, and R. Marculescu, "On-chip communication architecture exploration: A quantitative evaluation of point-to-point, bus, and network-on-chip approaches," ACM Trans. Des. Autom. Electron. Syst., vol. 12, no. 3, pp. 1-20, Aug. 2007.
2. J. Howard et al., "A 48-core IA-32 message-passing processor with DVFS in 45nm CMOS," in IEEE Int. Solid-State Circuits Conf. Tech. Dig., Feb. 2010, pp. 108-109.
3. S. Vangal et al., "An 80-tile sub-100-W TeraFLOPS processor in 65-nm CMOS," IEEE J. Solid-State Circuits, vol. 43, no. 1, pp. 29-41, Jan. 2008.
4. D. Vantrease et al., "Corona: system implications of emerging nanophotonic technology," in Proc. Int. Comput. Architecture Symp., Jun. 2008, pp. 153-164.
5. M. F. Chang et al., "CMP network-on-chip overlaid with multi-band RF-interconnect," in Proc. IEEE Int. High-Perform. Comput. Architecture Symp., Feb. 2008, pp. 191-202.
6. H. Wu et al., "A 60 GHz on-chip RF-interconnect with coupler for 5 Gb/s bidirectional communication and multi-drop arbitration," in Proc. IEEE Custom Integr. Circuits Conf., Sep. 2012, pp. 1-4.
7. W. R. Davis et al., "Demystifying 3-D ICs: The pros and cons of going vertical," IEEE Design Test Comput., vol. 22, no. 6, pp. 498-501, Nov. 2005.
8. S. Deb et al., "Design of an energy efficient CMOS compatible NoC architecture with millimeter-wave wireless interconnects," IEEE Trans. Comput., vol. 62, no. 12, pp. 2382-2396, Dec. 2013.
9. J. Lee, Y. Huang, Y. Chen, H. Lu, and C. Chang, "A low-power fully integrated 60 GHz transceiver system with OOK modulation and on-board antenna assembly," in IEEE Int. Solid-State Circuits Conf. Tech. Dig., Feb. 2009, pp. 316-317.
10. W. Chen et al., "A 6-Gb/s wireless inter-chip data link using 43-GHz transceiver and bond-wire antennas," IEEE J. Solid-State Circuits, vol. 44, no. 10, pp. 2711-2721, Oct. 2009.
11. E. Juntunen et al., "A 60-GHz 38-pJ/b 3.5-Gb/s 90 nm CMOS OOK digital radio," IEEE Trans. Microw. Theory Techn., vol. 58, no. 2, pp. 348-355, Feb. 2010.
12. K. Kang et al., "A 60-GHz OOK receiver with an on-chip antenna in 90 nm CMOS," IEEE J. Solid-State Circuits, vol. 45, no. 9, pp. 1720-1731, Sep. 2010.
13. K. Kawasaki et al., "A millimeter-wave intra-connect solution," IEEE J. Solid-State Circuits, vol. 45, no. 12, pp. 2655-2666, Dec. 2010.
14. Y. Tanaka et al., "A versatile multi-modality serial link," in IEEE Int. Solid-State Circuits Conf. Tech. Dig., Feb. 2012, pp. 332-333.
15. C. W. Byeon, C. H. Yoon, and C. S. Park, "A 67-mW 10.7-Gb/s 60-GHz OOK CMOS transceiver for short-range wireless communications," IEEE Trans. Microw. Theory Techn., vol. 61, no. 9, pp. 3391-3401, Sep. 2013.
16. G. Kathiresan and C. Toumazou, "A low voltage bulk driven downconversion mixer core," in Proc. IEEE Int. Circuit Syst. Symp., Jul. 1999, vol. 2, pp. 598-601.
17. K. Chang et al., "Performance evaluation and design trade-offs for wireless network-on-chip architectures," ACM J. Emerging Technol. Comput. Syst., vol. 8, no. 3, pp. 1-25, Aug. 2012.
18. A. Ganguly, K. Chang, S. Deb, P. Pande, B. Belzer, and C. Teuscher, "Scalable hybrid wireless network-on-chip architectures for multi-core systems," IEEE Trans. Comput., vol. 60, no. 10, pp. 1485-1502, Oct. 2011.
19. J. J. Lee and C. S. Park, "60-GHz gigabits-per-second OOK modulator with high output power in 90-nm CMOS," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 58, no. 5, pp. 249-253, May 2011.
20. X. Yu, S. P. Sah, B. Belzer, and D. Heo, "Performance evaluation and receiver front-end design for on-chip millimeter-wave wireless interconnect," in Proc. Int. Green Comput. Conf., Aug. 2010, pp. 555-560.
21. F. Xiong, Digital Modulation Techniques. Norwood, MA, USA: Artech House, 2006.
22. S. Lee et al., "A scalable micro wireless interconnect structure for CMPs," in Proc. MobiCom, , 2009, pp. 217-228.
23. "Extinction ratio and power penalty," Maxim Integr., San Jose, CA, USA, Appl. Note: HFAN-2.2.0, rev. 1, Apr. 2008.
24. "NRZ bandwidth ( 3 dB HF cutoff vs SNR) how much bandwidth is enough," Mindspeed, Newport Beach, CA, USA, 2003. [Online]. Available: http://www.mindspeed.com/assets/001/02XXX-WTP-001-A.pdf.
25. T. H. Lee, The Design of CMOS Radio-Frequency Integrated Circuits. Cambridge, U.K.: Cambridge Univ. Press, 1998.
26. D. J. Cassan and J. R. Long, "A 1-V transformer-feedback low-noise amplifier for 5-GHz wireless LAN in 0.18-mCMOS," IEEE J. Solid-State Circuits, vol. 38, no. 3, pp. 427-435, Mar. 2003.
27. A. Mineyama, Y. Kawano, M. Sato, T. Suzuki, N. Hara, and K. Joshin, "A millimeter-wave CMOS low noise amplifier using transformer neutralization techniques," in Proc. Asia-Pacific Microw. Conf., Dec. 2011, pp. 223-226.
28. J. R. Long, "Monolithic transformers for silicon RF IC design," IEEE J. Solid-State Circuits, vol. 35, no. 9, pp. 1368-1382, Sep. 2000.
29. A. Niknejad, "ASITIC," Univ. California at Berkeley, Berkeley, CA, USA, 2002. [Online]. Available: http://rfic.eecs.berkeley.edu/ ~niknejad/asitic.html
30. T.Yao et al., "Algorithmic design of CMOS LNAs and PAs for 60-GHz radio," IEEE J. Solid-State Circuits, vol. 42, no. 5, pp. 1044-1057, May 2007.
31. U. Yodprasit, C. Carta, and F. Ellinger, "20-Gb/s 60-GHz OOK modulator in SiGe BiCMOS technology," in Proc Int. Signals, Syst., Electron. Symp., 2012, pp. 1-5.
32. B. Razavi, Design of Analog CMOS Integrated Circuits. NewYork, NY, USA: McGraw-Hill, 2001.
33. Z. He, T. Swahn, Y. Li, and H. Zirath, "A 14 Gb/s on-/off-keying modulator in GaAs HBT technology," IEEE Microw. Wireless Compon. Lett., vol. 22, no. 5, pp. 272-274, May 2012.
34. A. Oncu,K. Takano, andM. Fujishima, "8Gb/s CMOSASK modulator for 60 GHz wireless communication," in Proc. IEEE Asian Solid-State Circuits Conf., Nov. 2008, pp. 125-128.
35. L. Kong, D. Seo, and E. Alon, "A 50 mW-TX 65mW-RX 60GHz 4-element phased-array transceiver with integrated antennas in 65nm CMOS," in IEEE Int. Solid-State Circuits Conf. Tech. Dig., Feb. 2013, pp. 234-245.