Performance evaluation and receiver front-end design for on-chip millimeter-wave wireless interconnect

2010 International Conference on Green Computing, Green Comp 2010

Volumn , Issue , 2010, Pages 555-560

  Yu, Xinmin ^a   Sah, Suman Prasad ^a   Belzer, Benjamin ^a   Heo, Deukhyoun ^a  

^a Washington State University   (United States)

Author keywords

Data path; Millimeter wave transceivers; Mixer; Network on chip; On chip interconnect; VLSI; Wideband LNA

Indexed keywords

DATA PATHS; MIXER; NETWORK ON CHIP; ON CHIP INTERCONNECT; VLSI; WIDE-BAND;

BIT ERROR RATE; INTERCONNECTION NETWORKS; MILLIMETER WAVE DEVICES; MIXERS (MACHINERY); MIXING; SERVERS; TRANSCEIVERS; VLSI CIRCUITS; WIRELESS TELECOMMUNICATION SYSTEMS;

MILLIMETER WAVES;

EID: 78449277960     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/GREENCOMP.2010.5598263     Document Type: Conference Paper

References (20)

1. J. Howard, S. Dighe, Y. Hoskote, et aI., "A 48-core IA-32 Message-Passing Processor with DVFS in 45nm CMOS", in Proc. ISSCC 2010, pp. 108-109, Feb. 2010.
2. S. Vangal, J. Howard, G. Ruhl, et aI., "An 80-tile sub-100-W TeraFLOPS processor in 65-nm CMOS", IEEE J. Solid-State Circuits, vol. 43, no. 1, pp. 29-41, Jan. 2008.
3. H.G. Lee, N. Chang, U. Y. Ogras, and R. Marculescu, "On-chip communication architecture exploration: a quantitative evaluation of point-to-point, bus, and network-on-chip approaches," ACM Trans. Design Automation of Electronic Systems, vol. 12, no. 3, pp. 1-20, Aug. 2007.
4. M. Anders, H. Kaul, S. Hsu, et aI., "A 4.1 Tb/s bisection-bandwidth 560Gb/s/W straming circuit-switched 8x8 mesh network-on-chip in 45nm CMOS", in Proc. ISSCC 2010, pp. 110-111, Feb. 2010.
5. D. Vantrease, R.Schreiber, M. Monchiero, et aI., "Corona system implications of emerging nanophotonic technology", in Proc. ISCA 2008, pp. 153-164, June 2008.
6. M. F. Chang, J. Cong, A. Kaplan, et aI., "CMP network-on-chip overlaid with multi-band RF-interconnect", in Proc. IEEE HPCA 2008, pp. 191-202, Feb. 2008.
7. W. R. Davis, J. Wilson, S. Mick, et aI., "DemystifYing 3D ICs: the pros and cons of going vertical", IEEE Design & Test of Computers, vol. 22, iss. 6, pp. 498-501, Nov. 2005.
8. K. K. O, K. Kim, B. A. Floyd, et aI. , "On-chip antennas in silicon ICs and their application", IEEE Trans. Electron Devices, vol. 52, no. 7, pp. 1312-1323, July 2005.
9. J. Lee, Y. Huang, Y. Chen, et aI., "A low-power fully integrated 60GHz transceiver system with OOK modulation and on-board antenna assembly", in Proc. ISSCC 2009, pp. 316-317, Feb. 2009.
10. W. Chen, S. Joo, S. Sayilir, et aI., "A 6-Gb/s wireless inter-chip data link using 43GHz transceiver and bond-wire antennas", IEEE J. Solid-State Circuits, vol. 44, no. 10, pp. 2711-2721, Oct. 2009.
11. K. Kawasaki, Y. Akiyama, K, Komori, et aI., "A millimeter-wave intraconnect solution", in Proc. ISSCC 2010, pp. 414-415, Feb. 2010.
12. S. Lee, S. Tam, I. Pefkianakis, et aI. , "A scalable micro wireless interconnect structure for CMPs", in Proc. MobiCom 2009, pp. 217-228, Sept. 2009.
13. T. Yao, M. Gordon, K. Tang, et aI., "Algorithmic design of CMOS LNAs and PAs for 60-GHz radio", IEEE J. Solid-State Circuits, vol. 42, no. 5, pp. 1044-1056, May 2007.
14. J. Kuo, W. Lin, C. Kuo, et aI., "A 71-76 GHz chip set for wireless communication in 65-nm CMOS technology", in Proc. IMS 2009, pp.189-192, May 2009.
15. A. Natarajan, S. Nicolson, M. Tsai, and B. Floyd, "A 60GHz variable-gain LNA in 65nm CMOS", in Proc. IEEE ASSCC 2008, pp. 117-120, Nov. 2008.
16. E. Janssen, R. Mahmoudi, E. Heijden, et aI., "Fully balanced 60 GHz LNA with 37% bandwidth, 3.8 dB NF, 10 dB gain, and constant group delay over 6 GHz bandwidth", in Proc. SiRF 2010, pp 124-127, Jan. 2010.
17. S. Shekhar, J. S. Walling, and D. Allstot, "Bandwidth extension techniques for CMOS Amplifiers", IEEE J. Solid-State Circuits, vol. 41, no. 11, pp. 2424-2439, Nov. 2006.
18. T. H. Lee, The Design of CMOS Radio-Frequency Integrated Circuits, Second Edition. Cambridge, U.K.: Cambridge Univ. Press, 2004.
19. B. Razavi, "Design of millimeter-wave CMOS radios: a tutorial", IEEE Trans. Circuits Syst. I, vol. 56, no. 1, pp. 4-16, Nov. 2009.
20. B. A. Floyd, C. -M. Hung, and K. K. O, "Intra-chip wireless interconnect for clock distribution implemented with integrated antennas, receivers, and transmitters", IEEE J. Solid-State Circuits, vol. 37, no. 5, pp. 543-552, May. 2002.