A2: Analog Malicious Hardware

Proceedings - 2016 IEEE Symposium on Security and Privacy, SP 2016

Volumn , Issue , 2016, Pages 18-37

  Yang, Kaiyuan ^a   Hicks, Matthew ^a   Dong, Qing ^a   Austin, Todd ^a   Sylvester, Dennis ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

analog; attack; malicious hardware; security; Trojan

Indexed keywords

DESIGN; FLIP FLOP CIRCUITS; HARDWARE; INTEGRATED CIRCUIT DESIGN; PULSE ANALYZING CIRCUITS; RECONFIGURABLE HARDWARE;

ANALOG; ATTACK; DIGITAL VALUES; FABRICATION TIME; HARDWARE ATTACK; POST-FABRICATION; SECURITY; TROJANS;

MALWARE;

EID: 84987642016     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SP.2016.10     Document Type: Conference Paper

References (32)

1. M.-L. Li, P. Ramachandran, S. K. Sahoo, S. V. Adve, V. S. Adve, and Y. Zhou, "Understanding the Propagation of Hard Errors to Software and Implications for Resilient System Design," in International Conference on Architectural Support for Programming Languages and Operating Systems, ser. ASPLOS. Seattle, WA: ACM, Mar. 2008, pp. 265-276
2. M. Hicks, C. Sturton, S. T. King, and J. M. Smith, "Specs: A lightweight runtime mechanism for protecting software from security-critical processor bugs," in Proceedings of the Twentieth International Conference on Architectural Support for Programming Languages and Operating Systems, ser. ASPLOS. Istanbul, Turkey: ACM, 2015, pp. 517-529
3. S. S. Technology. (2012, Oct.) Why node shrinks are no longer offsetting equipment costs. [Online]. Available: http://electroiq.com/blog/2012/10/ why-node-shrinks-are-no-longer-offsetting-equipment-costs
4. G. T. Becker, F. Regazzoni, C. Paar, and W. P. Burleson, "Stealthy Dopant-level Hardware Trojans," in International Conference on Cryptographic Hardware and Embedded Systems, ser. CHES. Berlin, Heidelberg: Springer-Verlag, 2013, pp. 197-214
5. R. Kumar, P. Jovanovic, W. Burleson, and I. Polian, "Parametric Trojans for Fault-Injection Attacks on Cryptographic Hardware," in Workshop on Fault Diagnosis and Tolerance in Cryptography, ser. FDT, 2014, pp. 18-28
6. T. Sugawara, D. Suzuki, R. Fujii, S. Tawa, R. Hori, M. Shiozaki, and T. Fujino, "Reversing Stealthy Dopant-Level Circuits," in International Conference on Cryptographic Hardware and Embedded Systems, ser. CHES. New York, NY: Springer-Verlag, 2014, pp. 112-126
7. D. Agrawal, S. Baktir, D. Karakoyunlu, P. Rohatgi, and B. Sunar, "Trojan Detection Using IC Fingerprinting," in Symposium on Security and Privacy, ser. S and P Washington, DC: IEEE Computer Society, 2007, pp. 296-310
8. Y. Jin and Y. Makris, "Hardware Trojan Detection Using Path Delay Fingerprint," in Hardware-Oriented Security and Trust, ser. HOST. Washington, DC: IEEE Computer Society, 2008, pp. 51-57
9. M. Potkonjak, A. Nahapetian, M. Nelson, and T. Massey, "Hardware Trojan horse detection using gate-level characterization," in Design Automation Conference, ser. DAC, vol. 46, 2009, pp. 688-693
10. S. Narasimhan, X. Wang, D. Du, R. S. Chakraborty, and S. Bhunia, "TeSR: A Robust Temporal Self-Referencing Approach for Hardware Trojan Detection," in Hardware-Oriented Security and Trust, ser. HOST. San Diego, CA: IEEE Computer Society, Jun. 2011, pp. 71-74
11. J. Li and J. Lach, "At-speed Delay Characterization for IC Authentication and Trojan Horse Detection," in Hardware-Oriented Security and Trust, ser. HOST. Washington, DC: IEEE Computer Society, 2008, pp. 8-14
12. D. Forte, C. Bao, and A. Srivastava, "Temperature Tracking: An Innovative Run-time Approach for Hardware Trojan Detection," in International Conference on Computer-Aided Design, ser. ICCAD. IEEE, 2013, pp. 532-539
13. S. Kelly, X. Zhang, M. Tehranipoor, and A. Ferraiuolo, "Detecting Hardware Trojans Using On-chip Sensors in an ASIC Design," Journal of Electronic Testing, vol. 31, no. 1, pp. 11-26, Feb. 2015
14. A. Waksman and S. Sethumadhavan, "Silencing Hardware Backdoors," in IEEE Security and Privacy, ser. S and P Oakland, CA: IEEE Computer Society, May 2011
15. X. Wang, S. Narasimhan, A. Krishna, T. Mal-Sarkar, and S. Bhunia, "Sequential hardware trojan: Side-channel aware design and placement," in Computer Design (ICCD), 2011 IEEE 29th International Conference on, Oct 2011, pp. 297-300
16. OpenCores.org. OpenRISC OR1200 processor. [Online]. Available: http://opencores.org/or1k/OR1200\ OpenRISC\ Processor
17. M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge, and R. B. Brown, "MiBench: A free, commercially representative embedded benchmark suite," in Workshop on Workload Characterization. Washington, DC: IEEE Computer Society, 2001, pp. 3-14
18. K. Yang, M. Hicks, Q. Dong, T. Austin, and D. Sylvester, "A2: Analog malicious hardware," https://github.com/impedimentToProgress/A2, 2016
19. M. Rostami, F. Koushanfar, J. Rajendran, and R. Karri, "Hardware security: Threat models and metrics," in Proceedings of the International Conference on Computer-Aided Design, ser. ICCAD '13. San Jose, CA: IEEE Press, 2013, pp. 819-823
20. M. Hicks, M. Finnicum, S. T. King, M. M. K. Martin, and J. M. Smith, "Overcoming an Untrusted Computing Base: Detecting and Removing Malicious Hardware Automatically," USENIX ;login, vol. 35, no. 6, pp. 31-41, Dec. 2010
21. S. T. King, J. Tucek, A. Cozzie, C. Grier, W. n. Jiang, and Y. Zhou, "Designing and implementing malicious hardware," in Workshop on Large-Scale Exploits and Emergent Threats, ser. LEET, vol. 1, Apr. 2008
22. J. Rajendran, O. Sinanoglu, and R. Karri, "Is split manufacturing secure?" in Design, Automation and Test in Europe, ser. DATE, 2013, pp. 1259-1264
23. K. Vaidyanathan, B. Das, and L. Pileggi, "Detecting reliability attacks during split fabrication using test-only BEOL stack," in Design Automation Conference, ser. DAC, vol. 51. IEEE, Jun. 2014, pp. 1-6
24. K. Vaidyanathan, B. Das, E. Sumbul, R. Liu, and L. Pileggi, "Building trusted ICs using split fabrication," in International Symposium on Hardware-Oriented Security and Trust, ser. HOST. IEEE Computer Society, 2014, pp. 1-6
25. K. Vaidyanathan, R. Liu, E. Sumbul, Q. Zhu, F. Franchetti, and L. Pileggi, "Efficient and secure intellectual property (IP) design with split fabrication," in International Symposium on Hardware-Oriented Security and Trust, ser. HOST. IEEE Computer Society, 2014, pp. 13-18
26. F. Imeson, A. Emtenan, S. Garg, and M. V. Tripunitara, "Securing Computer Hardware Using 3d Integrated Circuit (IC) Technology and Split Manufacturing for Obfuscation," in Conference on Security, ser. Security. USENIX Association, 2013, pp. 495-510
27. L. Lin, M. Kasper, T. Gneysu, C. Paar, and W. Burleson, "Trojan Side-Channels: Lightweight Hardware Trojans Through Side-Channel Engineering," in International Workshop on Cryptographic Hardware and Embedded Systems, ser. CHES, vol. 11. Berlin, Heidelberg: Springer-Verlag, 2009, pp. 382-395
28. Y. Shiyanovskii, F. Wolff, A. Rajendran, C. Papachristou, D. Weyer, and W. Clay, "Process reliability based trojans through NBTI and HCI effects," in Conference on Adaptive Hardware and Systems, ser. AHS, 2010, pp. 215-222
29. A. Pellegrini, V. Bertacco, and T. Austin, "Fault-based attack of rsa authentication," in Design, Automation Test in Europe Conference Exhibition (DATE), 2010, March 2010, pp. 855-860
30. J. Balasch, B. Gierlichs, and I. Verbauwhede, "Electromagnetic circuit fingerprints for hardware trojan detection," in Electromagnetic Compatibility (EMC), 2015 IEEE International Symposium on, Aug 2015, pp. 246-251
31. D. Ernst, N. S. Kim, S. Das, S. Pant, R. Rao, T. Pham, C. Ziesler, D. Blaauw, T. Austin, K. Flautner, and T. Mudge, "Razor: a low-power pipeline based on circuit-level timing speculation," in Microarchitecture, 2003. MICRO-36. Proceedings. 36th Annual IEEE/ACM International Symposium on, Dec 2003, pp. 7-18
32. K. Xiao, D. Forte, and M. Tehranipoor, "A novel built-in self-authentication technique to prevent inserting hardware trojans," Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol. 33, no. 12, pp. 1778-1791, Dec 2014