Efficient and secure intellectual property (IP) design with split fabrication

Proceedings of the 2014 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2014

Volumn , Issue , 2014, Pages 13-18

  Vaidyanathan, Kaushik ^a   Liu, Renzhi ^a   Sumbul, Ekin ^a   Zhu, Qiuling ^a,b   Franchetti, Franz ^a   Pileggi, Larry ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

^b GOOGLE INC   (United States)

Author keywords

Circuit obfuscation; Design for trust; Hard IP; Hardware security; IP security; Split fabrication.

Indexed keywords

CODE CONVERTERS; FABRICATION; HARDWARE; SEMICONDUCTOR DEVICE MANUFACTURE; SYSTEM-ON-CHIP;

ANALOG COMPONENTS; CIRCUIT OBFUSCATIONS; HARD IP; HARDWARE SECURITY; IP SECURITY; RECOGNITION ATTACKS; SECURITY ANALYSIS; SEMICONDUCTOR MANUFACTURING;

DESIGN;

EID: 84905981297     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HST.2014.6855561     Document Type: Conference Paper

References (16)

1. Heck, S. et al., "Creating value in the semiconductor industry," McKinsey & Company, Autumn 2011
2. Potkonjak, M. et al., "Hardware Trojan horse detection using gate-level characterization," DAC, July 2009
3. Skorobogatov, S. et al., "Breakthrough Silicon Scanning Discovers Backdoor in Military Chip," CHES, Sep. 2012
4. Jarvis, R. et al., "Split manufacturing method for advanced semiconductor circuits." US Patent no. 7195931. 2004
5. Rostami, M. et al., "Hardware Security: Threat Models and Metrics," ICCAD, Nov, 2013
6. Rajendran, J. et al., "Is split manufacturing secure?," DATE, March 2013
7. Imeson, F. et al., "Securing computer hardware using 3D integrated circuit (IC) technology and split manufacturing for obfuscation," USENIX SEC, August 2013
8. Vaidyanathan, K. et al., "Building trusted ICs using split fabrication," HOST, May 2014
9. Northrop, G., "Design Technology Co-Optimization in Technology Definition for 22nm and Beyond," VLSI-Technology, June 2011
10. Keskin, J. et al., "Statistical modeling and post manufacturing configuration for scaled analog CMOS," in Proc. IEEE Custom Integrated Circuits Conf., Sep. 2010
11. Waksman, A et a1, "Tamper Evident Microprocessors," Symposium on Security and Privacy, May 2010
12. Schobert, M. et al., Degate. http:www.degate.org documentation!
13. Murachi, J. et al., "A power-efficient SRAJVI core architecture with segmentation-free and rectangular accessibility," VLSI-DAT, 2008
14. Hsu, S. et al., "A 280 mV-to-1.1 V 256b Reconfigurable SIMD Vector Pennutation Engine With 2-Dimensional Shuffle in 22 nm Tn-Gate CMOS," JSSC, 2013
15. Zhu, Q. et al., "Local Interpolation-based Polar Format SAR: Algorithm, Hardware Implementation and Design Automation," JSPS, 2013
16. Vaidyanathan, K, "Exploiting challenges of sub-20 nm CMOS for affordable technology scaling," PhD thesis, March 2014.