Securing computer hardware using 3D integrated circuit (IC) technology and split manufacturing for obfuscation

Proceedings of the 22nd USENIX Security Symposium

Volumn , Issue , 2013, Pages 495-510

  Imeson, Frank ^a   Emtenan, Ariq ^a   Garg, Siddharth ^a   Tripunitara, Mahesh V ^a  

^a UNIVERSITY OF WATERLOO   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER HARDWARE; COMPUTER INTEGRATED MANUFACTURING; DIGITAL INTEGRATED CIRCUITS; ECONOMIC AND SOCIAL EFFECTS; HARDWARE SECURITY; TIMING CIRCUITS;

AND SPLITS; BENCHMARK CIRCUIT; CIRCUIT OBFUSCATIONS; COMPUTATIONAL PROBLEM; COST TRADE-OFF; EMPIRICAL ASSESSMENT; IC TECHNOLOGY; THREAT AGENTS;

THREE DIMENSIONAL INTEGRATED CIRCUITS;

EID: 85050526631     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (34)

1. 3D-ICs and Integrated Circuit Security. Tech. rep., Tezzarron Semiconductors, 2008.
2. ADEE, S. The hunt for the kill switch. IEEE Spectrum 45, 5 (may 2008), 34-39.
3. AGRAWAL, D., BAKTIR, S., KARAKOYUNLU, D., ROHATGI, P., and SUNAR, B. Trojan detection using IC fingerprinting. In Proceedings of the IEEE Symposium on Security and Privacy (2007), IEEE, pp. 296-310.
4. ALKABANI, Y., and KOUSHANFAR, F. N-variant IC design: Methodology and applications. In Proceedings of the 45th annual Design Automation Conference (2008), ACM, pp. 546-551.
5. ARORA, S., and BARAK, B. Computational Complexity: A Modern Approach. Cambridge University Press, 2009.
6. BANERJEE, K., and SOURI., S. J., KAPUR, P., and SARASWAT, K. C. 3-D ICs: A novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration. Proceedings of the IEEE 89, 5 (2001), 602-633.
7. BILZOR, M. 3D execution monitor (3D-EM): Using 3D circuits to detect hardware malicious inclusions in general purpose processors. In Proceedings of the 6th International Conference on Information Warfare and Security (2011), Academic Conferences Limited, p. 288.
8. BOLSENS, I. 2.5D ICs: Just a stepping stone or a long term alternative to 3D? In Keynote Talk at 3-D Architectures for Semiconductor Integration and Packaging Conference (2011).
9. BONEH, D., DEMILLO, R., and LIPTON, R. On the importance of checking cryptographic protocols for faults. In Advances in Cryptology - EUROCRYPT (1997), Springer, pp. 37-51.
10. BRGLEZ, F. Neutral netlist of ten combinational benchmark circuits and a target translator in fortran. In Special session on ATPG and fault simulation, Proc. IEEE International Symposium on Circuits and Systems, June 1985 (1985), pp. 663-698.
11. CHAKRABORTY, R. S., NARASIMHAN, S., and BHUNIA, S. Hardware trojan: Threats and emerging solutions. In Proceedings of the IEEE International Workshop on High Level Design Validation and Test (HLDVT) (2009), IEEE, pp. 166-171.
12. CORDELLA, L. P., FOGGIA, P., SANSONE, C., and VENTO, M. Performance evaluation of the vf graph matching algorithm. In Proceedings of the International Conference on Image Analysis and Processing (1999), IEEE, pp. 1172-1177.
13. DAVIS, W. R., WILSON, J., MICK, S., XU, J., HUA, H., MI-NEO, C., SULE, A. M., STEER, M., and FRANZON, P. D. Demystifying 3D ICs: the pros and cons of going vertical. Design & Test of Computers, IEEE 22, 6 (2005), 498-510.
14. DENG, Y., and MALY, W. 2.5 D system integration: a design driven system implementation schema. In Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC) (2004), IEEE, pp. 450-455.
15. FOGGIA, P., SANSONE, C., and VENTO, M. A performance comparison of five algorithms for graph isomorphism. In Proceedings of the 3rd IAPR TC-15 Workshop on Graph-based Representations in Pattern Recognition (2001), pp. 188-199.
16. GARY, M., and JOHNSON, D. Computers and intractability: A guide to the theory of np-completeness, 1979.
17. HICKS, M., FINNICUM, M., KING, S. T., and MARTIN., M. M., and SMITH, J. M. Overcoming an untrusted computing base: Detecting and removing malicious hardware automatically. In Proceedings of the IEEE Symposium on Security and Privacy (2010), IEEE, pp. 159-172.
18. IRVINE, C. E., and LEVITT, K. Trusted hardware: Can it be trustworthy? In Proceedings of the 44th Annual Design Automation Conference (2007), ACM, pp. 1-4.
19. KING, S., TUCEK, J., COZZIE, A., GRIER, C., JIANG, W., and ZHOU, Y. Designing and implementing malicious hardware. In Proceedings of the 1st USENIX Workshop on Large-scale Exploits and Emergent Threats (2008), USENIX Association, pp. 1-8.
20. KUON, I., and ROSE, J. Measuring the gap between fpgas and asics. In Proceedings of the 2006 ACM/SIGDA 14th international Symposium on Field programmable gate arrays (2006), ACM, pp. 21-30.
21. LAU, J. H. TSV interposer: The most cost-effective integrator for 3D IC integration. Chip Scale Review (2011), 23-27.
22. MICCIANCIO, D., and GOLDWASSER, S. Complexity of Lattice Problems: a cryptographic perspective, Vol. 671 of The Kluwer International Series in Engineering and Computer Science. Kluwer Academic Publishers, Boston, Massachusetts, Mar. 2002.
23. MICROSEMI. Microsemi ProASIC3 FPGA security overview, 2012. Available from www.microsemi.com/documents/.
24. RAJENDRAN, J., PINO, Y., SINANOGLU, O., and KARRI, R. Security analysis of logic obfuscation. In Proceedings of the 49th Annual Design Automation Conference (2012), ACM, pp. 83-89.
25. RAJENDRAN, J., SINANOGLU, O., and KARRI, R. Is split manufacturing secure? In Proceedings of the Design, Automation & Test in Europe Conference & Exhibition (DATE) (2013), IEEE, pp. 1259-1264.
26. ROY, J. A., KOUSHANFAR, F., and MARKOV, I. L. Epic: Ending piracy of integrated circuits. In Proceedings of the conference on Design, Automation and Test in Europe (2008), ACM, pp. 1069-1074.
27. SENTOVICH, E. M., and SINGH., K. J., MOON, C., SAVOJ, H., BRAYTON, R. K., and SANGIOVANNI-VINCENTELLI, A. Sequential circuit design using synthesis and optimization. In Proceedings of the IEEE International Conference on Computer Design (ICCD) (1992), IEEE, pp. 328-333.
28. SKOROBOGATOV, S., and WOODS, C. Breakthrough silicon scanning discovers backdoor in military chip. Cryptographic Hardware and Embedded Systems-CHES (2012), 23-40.
29. SORENSSON, N., and EEN, N. Minisat v1. 13-a sat solver with conflict-clause minimization. SAT 2005 (2005), 53.
30. SWEENEY, L. k-anonymity: A model for protecting privacy. International Journal of Uncertainty, Fuzziness and Knowledge-Based Systems 10, 05 (2002), 557-570.
31. TEHRANIPOOR, M., and KOUSHANFAR, F. A survey of hardware trojan taxonomy and detection. Design & Test of Computers, IEEE 27, 1 (2010), 10-25.
32. VALAMEHR, J., TIWARI, M., SHERWOOD, T., KASTNER, R., HUFFMIRE, T., IRVINE, C., and LEVIN, T. Hardware assistance for trustworthy systems through 3-D integration. In Proceedings of the 26th Annual Computer Security Applications Conference (2010), ACM, pp. 199-210.
33. WAKSMAN, A., and SETHUMADHAVAN, S. Silencing hardware backdoors. In Proceedings of the IEEE Symposium on Security and Privacy (2011), IEEE, pp. 49-63.
34. ZHOU, B., and PEI, J. Preserving privacy in social networks against neighborhood attacks. In Proceedings of the 24th IEEE International Conference on Data Engineering (ICDE) (2008), IEEE, pp. 506-515.