Temporal Isolation of Hard Real-Time Applications on Many-Core Processors

2016 IEEE Real-Time and Embedded Technology and Applications Symposium, RTAS 2016 - Proceedings

Volumn , Issue , 2016, Pages

  Perret, Quentin ^a,b   Maurère, Pascal ^a   Noulard, Éric ^b   Pagetti, Claire ^b   Sainrat, Pascal ^c   Triquet, Benoît ^a  

^a AIRBUS   (France)

^b ONERA   (France)

^c UNIVERSITÉ PAUL SABATIER   (France)

Author keywords

[No Author keywords available]

Indexed keywords

EXECUTION MODEL; HARD REAL TIME APPLICATIONS; INTEGRATED AVIONICS SYSTEM; MANY-CORE PROCESSORS; MASSIVELY PARALLELS; REAL TIME; SAFETY CRITICAL APPLICATIONS; TEMPORAL ISOLATION;

EID: 84971328530     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RTAS.2016.7461363     Document Type: Conference Paper

References (52)

1. Radio Technical Commission for Aeronautics (RTCA) and EURopean Organisation for Civil Aviation Equipment (EUROCAE), DO-297: Software, Electronic, Integrated Modular Avionics (IMA) Development Guidance and Certification Considerations, Std.
2. -, DO-178C: Software Considerations in Airborne Systems and Equipment Certification, Std., 2011.
3. R. Wilhelm and J. Reineke, "Embedded systems: Many cores - many problems," in 7th IEEE International Symposium on Industrial Embedded Systems (SIES'12), 2012, pp. 176-180.
4. E. Betti, S. Bak, R. Pellizzoni, M. Caccamo, and L. Sha, "Real-Time I/O Management System with COTS Peripherals," IEEE Transactions on Computers, vol. 62, no. 1, pp. 45-58, 2013.
5. A. Abel, F. Benz, J. Doerfert, B. Dörr, S. Hahn, F. Haupenthal, M. Jacobs, A. H. Moin, J. Reineke, B. Schommer, and R. Wilhelm," Impact of Resource Sharing on Performance and Performance Prediction: A Survey ," in 24th International Conference on Concurrency Theory (CONCUR'13), 2013, pp. 25-43.
6. Kalray, The MPPA hardware architecture, 2012.
7. C. Ekelin, "An Optimization Framework for Scheduling of Embedded Real-Time Systems," Ph.D. dissertation, Chalmers University of Technology, 2004.
8. IBM ILOG, "CPLEX Optimization Studio," 2014, http://www.ibm.com/software/integration/optimization/cplexoptimization- studio/.
9. W. Puffitsch, É. Noulard, and C. Pagetti, "Off-line mapping of multirate dependent task sets to many-core platforms," Real-Time Systems, vol. 51, no. 5, pp. 526-565, 2015.
10. "FP7 Certification of Real-Time Applications Designed for Mixed- Criticality (CERTAINTY)," http://www.certainty-project.eu/.
11. AbsInt Angewandte Informatik GmbH, http://www.absint.com.
12. B. De Dinechin, D. van Amstel, M. Poulhies, and G. Lager, "Timecritical computing on a single-chip massively parallel processor," in 18th Design, Automation & Test in Europe Conference and Exhibition (DATE'14), 2014, pp. 1-6.
13. É. Fleury and P. Fraigniaud, "A General Theory for Deadlock Avoidance in Wormhole-Routed Networks," IEEE Transactions on Parallel and Distributed Systems, vol. 9, no. 7, pp. 626-638, 1998.
14. Q. Perret, P. Maurère, É. Noulard, C. Pagetti, P. Sainrat, and B. Triquet, "Predictable composition of memory accesses on many-core processors," in 8th Conference on Embedded Real Time Software and Systems (ERTS'16), 2016.
15. J. Nowotsch and M. Paulitsch, "Leveraging multi-core computing architectures in avionics," in 9th European Dependable Computing Conference (EDCC'12), 2012, pp. 132-143.
16. J. Bin, S. Girbal, D. Gracia Prez, A. Grasset, and A. Merigot, "Studying co-running avionic real-time applications on multi-core COTS architectures," in 7th Conference on Embedded Real Time Software and Systems (ERTS'14), 2014.
17. C. Pagetti, D. Saussie, R. Gratia, É. Noulard, and P. Siron, "The ROSACE case study: From simulink specification to multi/many-core execution," in 20th Real-Time and Embedded Technology and Applications Symposium (RTAS'14), 2014, pp. 309-318.
18. S. Chattopadhyay, A. Roychoudhury, and T. Mitra, "Modeling shared cache and bus in multi-cores for timing analysis," in 13th International Workshop on Software Compilers for Embedded Systems (SCOPES'10), 2010, pp. 1-10.
19. R. Pellizzoni, E. Betti, S. Bak, G. Yao, J. Criswell, M. Caccamo, and R. Kegley, "A Predictable Execution Model for COTS-based Embedded Systems," in 17th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS'11), 2011, pp. 269-279.
20. F. Boniol, H. Cassé, É. Noulard, and C. Pagetti, "Deterministic Execution Model on COTS Hardware," in 25th International Conference on Architecture of Computing Systems (ARCS'12), 2012, pp. 98-110.
21. G. Durrieu, M. Faugère, S. Girbal, D. Gracia Pérez, C. Pagetti, and W. Puffitsch, "Predictable Flight Management System Implementation on a Multicore Processor," in 7th Conference on Embedded Real Time Software and Systems (ERTS'14), 2014.
22. H. Yun, G. Yao, R. Pellizzoni, M. Caccamo, and L. Sha, "Mem- Guard: Memory bandwidth reservation system for efficient performance isolation in multi-core platforms," in 19th Real-Time and Embedded Technology and Applications Symposium (RTAS'13), 2013, pp. 55-64.
23. J. Nowotsch, M. Paulitsch, D. Bühler, H. Theiling, S. Wegener, and M. Schmidt, "Multi-core interference-sensitive WCET analysis leveraging runtime resource capacity enforcement," in 26th Euromicro Conference on Real-Time Systems (ECRTS'14), 2014, pp. 109-118.
24. X. Jean, D. Faura, M. Gatti, L. Pautet, and T. Robert, "Ensuring robust partitioning in multicore platforms for IMA systems," in 31st IEEE/AIAA Digital Avionics Systems Conference (DASC'12), 2012, pp. 7A4-1-7A4-9.
25. S. Girbal, X. Jean, J. le Rhun, D. G. Prez, and M. Gatti, "Deterministic Platform Software for Hard Real-Time systems using multi-core COTS," in 34th Digital Avionics Systems Conference (DASC'15), 2015.
26. T. Carle, M. Djemal, D. Potop-Butucaru, and R. De Simone, "Static mapping of real-time applications onto massively parallel processor arrays," in 14th International Conference on Application of Concurrency to System Design (ACSD'14), 2014, pp. 112-121.
27. S. S. Craciunas and R. S. Oliver, "SMT-based Task- and Network-level Static Schedule Generation for Time-Triggered Networked Systems," in 22nd International Conference on Real-Time Networks and Systems (RTNS'14), 2014, pp. 45:45-45:54.
28. R. Gorcitz, E. Kofman, T. Carle, D. Potop-Butucaru, and R. De Simone, "On the Scalability of Constraint Solving for Static/Off-Line Real-Time Scheduling," in 13th International Conference on Formal Modeling and Analysis of Timed Systems (FORMATS'15), 2015, pp. 108-123.
29. International Organization for Standardization (ISO), ISO 17458, Road vehicles - FlexRay communications system, Std.
30. SAE International, AS6802: Time-Triggered Ethernet, Std.
31. EZchip, TILE-Gx72 Processor - Product Brief.
32. Bob Doud, "Accelerating the Data Plane With the TILE-Mx Manycore Processor," February 2015, Linley Data Center Conference.
33. J.-Y. Le Boudec and P. Thiran, Network Calculus: A Theory of Deterministic Queuing Systems for the Internet. Springer-Verlag, 2001.
34. R. Cruz, "A calculus for network delay. I. network elements in isolation," IEEE Transactions on Information Theory, vol. 37, no. 1, pp. 114-131, 1991.
35. L. Thiele, S. Chakraborty, and M. Naedele, "Real-time calculus for scheduling hard real-time systems," in 2000 International Symposium on Circuits and Systems (ISCAS'00), vol. 4, 2000, pp. 101-104.
36. Y. Qian, Z. Lu, and W. Dou, "Analysis of worst-case delay bounds for on-chip packet-switching networks," IEEE Transactions on Computer- Aided Design of Integrated Circuits and Systems, vol. 29, no. 5, pp. 802-815, 2010.
37. G. Giannopoulou, N. Stoimenov, P. Huang, L. Thiele, and B. D. de Dinechin, "Mixed-criticality scheduling on cluster-based manycores with shared communication and storage resources," Real-Time Systems, pp. 1-51, 2015.
38. S. Hahn, J. Reineke, and R. Wilhelm, "Towards compositionality in execution time analysis: Definition and challenges," SIGBED Review, vol. 12, no. 1, pp. 28-36, 2015.
39. E. Kasapaki and J. Spars, "Argo: A Time-Elastic Time-Division- Multiplexed NOC Using Asynchronous Routers," in 20th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'14), 2014, pp. 45-52.
40. K. Goossens, J. Dielissen, and A. Radulescu, "Aethereal network on chip: concepts, architectures, and implementations," IEEE Design & Test of Computers, vol. 22, no. 5, pp. 414-421, 2005.
41. M. Ziccardi, A. Cornaglia, E. Mezzetti, and T. Vardanega, "Softwareenforced Interconnect Arbitration for COTS Multicores," in 15th International Workshop on Worst-Case Execution Time Analysis (WCET'15), vol. 47, 2015, pp. 11-20.
42. JEDEC, "DDR3 SDRAM STANDARD," 2012.
43. M. Paolieri, E. Quiones, F. Cazorla, and M. Valero, "An Analyzable Memory Controller for Hard Real-Time CMPs," IEEE Embedded Systems Letters, vol. 1, no. 4, pp. 86-90, 2009.
44. B. Akesson, K. Goossens, and M. Ringhofer, "PREDATOR: A Predictable SDRAM Memory Controller," in 5th IEEE/ACM International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS'07), 2007, pp. 251-256.
45. J. Reineke, I. Liu, H. D. Patel, S. Kim, and E. A. Lee, "PRET DRAM Controller: Bank Privatization for Predictability and Temporal Isolation," in 7th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS'11), 2011, pp. 99-108.
46. Y. Krishnapillai, Z. P. Wu, and R. Pellizzoni, "A Rank-Switching, Open-Row DRAM Controller for Time-Predictable Systems," in 26th Euromicro Conference on Real-Time Systems (ECRTS'14), 2014, pp. 27-38.
47. H. Kim, D. de Niz, B. Andersson, M. Klein, O. Mutlu, and R. R. Rajkumar, "Bounding memory interference delay in COTS-based multi-core systems," in 20th Real-Time and Embedded Technology and Applications Symposium (RTAS'14), 2014, pp. 145-154.
48. H. Yun, R. Pellizzoni, and P. K. Valsan, "Parallelism-Aware Memory Interference Delay Analysis for COTS Multicore Systems ," in 27th Euromicro Conference on Real-Time Systems (ECRTS'15), 2015, pp. 184-195.
49. Z. P. Wu, Y. Krish, and R. Pellizzoni, "Worst Case Analysis of DRAM Latency in Multi-requestor Systems," in 34th Real-Time Systems Symposium (RTSS'13), 2013, pp. 372-383.
50. R. Pellizzoni, A. Schranzhofer, J.-J. Chen, M. Caccamo, and L. Thiele, "Worst case delay analysis for memory interference in multicore systems," in 13th Design, Automation & Test in Europe Conference and Exhibition (DATE'10), 2010, pp. 741-746.
51. G. Yao, R. Pellizzoni, S. Bak, H. Yun, and M. Caccamo, "Global Real-Time Memory-Centric Scheduling for Multicore Systems," IEEE Transactions on Computers, (accepted, to appear).
52. G. Yao, R. Pellizzoni, S. Bak, E. Betti, and M. Caccamo, "Memorycentric Scheduling for Multicore Hard Real-time Systems," Real-Time Systems, vol. 48, no. 6, pp. 681-715, 2012.