Embedded systems: Many cores - Many problems

7th IEEE International Symposium on Industrial Embedded Systems, SIES 2012 - Conference Proceedings

Volumn , Issue , 2012, Pages 176-180

  Wilhelm, Reinhard ^a   Reineke, Jan ^a  

^a SAARLAND UNIVERSITY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

ALTERNATIVE APPROACH; ANALYSIS METHOD; ESSENTIAL PROBLEMS; MANY CORE; MULTI CORE; MULTI-CORE PLATFORMS; PERFORMANCE ANALYSIS; SHARED RESOURCES; VIABLE SOLUTIONS;

INDUSTRY;

EMBEDDED SYSTEMS;

EID: 84871555059     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SIES.2012.6356583     Document Type: Conference Paper

References (21)

1. C. B. Watkins and R. Walter, "Transitioning from federated avionics architectures to integrated modular avionics," in 26th AIAA/IEEE Digital Avionics Systems Conference (DASC), 2007.
2. C. Ferdinand, R. Heckmann, M. Langenbach, F. Martin, M. Schmidt, H. Theiling, S. Thesing, and R. Wilhelm, "Reliable and precise WCET determination for a real-life processor," in EMSOFT, ser. LNCS, vol. 2211, 2001, pp. 469-485.
3. S. Altmeyer, C. Maiza, and J. Reineke, "Resilience analysis: Tightening the CRPD bound for set-associative caches," in LCTES '10: Proceedings of the ACM SIGPLAN/SIGBED 2010 conference on Languages, compilers, and tools for embedded systems. New York, NY, USA: ACM, April 2010, pp. 153-162. [Online]. Available: http://rw4.cs.uni-saarland.de/~reineke/publications/ ResilienceAnalysisLCTES10.pdf
4. D. Kästner, M. Schlickling, M. Pister, C. Cullmann, G. Gebhard, C. Ferdinand, and R. Heckmann, "Timing predictability of multi-core processors," 2012, submitted for publication.
5. J. Nowotsch and M. Paulitsch, "Leveraging multi-core computing architectures in avionics," in EDCC, 2012.
6. P. Radojkovic, S. Girbal, A. Grasset, E. Quiñones, S. Yehia, and F. J. Cazorla, "On the evaluation of the impact of shared resources in multithreaded cots processors in time-critical environments," TACO, vol. 8, no. 4, p. 34, 2012.
7. T. Lundqvist and P. Stenström, "Timing anomalies in dynamically scheduled microprocessors," in RTSS '99: Proceedings of the 20th IEEE Real-Time Systems Symposium. Washington, DC, USA: IEEE Computer Society, 1999, p. 12.
8. J. Reineke, B. Wachter, S. Thesing, R. Wilhelm, I. Polian, J. Eisinger, and B. Becker, "A definition and classification of timing anomalies," in Proceedings of 6th International Workshop on Worst-Case Execution Time (WCET) Analysis, July 2006.
9. A. Valmari, "A stubborn attack on state explosion," in CAV, ser. Lecture Notes in Computer Science, E. M. Clarke and R. P. Kurshan, Eds., vol. 531. Springer, 1990, pp. 156-165.
10. D. Kästner, M. Schlickling, M. Pister, C. Cullmann, G. Gebhard, R. Heckmann, and C. Ferdinand, "Timing Predictability of Multi-Core Processors," Embedded World Congress, 2012.
11. H. Kopetz, "On the design of distributed time-triggered embedded systems," JCSE, vol. 2, no. 4, pp. 340-356, 2008.
12. J. Rosen, A. Andrei, P. Eles, and Z. Peng, "Bus access optimization for predictable implementation of real-time applications on multiprocessor systems-on-chip," in Proceedings of the 28th IEEE International Real-Time Systems Symposium, ser. RTSS '07. Washington, DC, USA: IEEE Computer Society, 2007, pp. 49-60. [Online]. Available: http://dx.doi.org/10.1109/RTSS.2007.13
13. R. Pellizzoni, A. Schranzhofer, J.-J. Chen, M. Caccamo, and L. Thiele, "Worst case delay analysis for memory interference in multicore systems," in DATE. IEEE, 2010, pp. 741-746.
14. A. Schranzhofer, R. Pellizzoni, J.-J. Chen, L. Thiele, and M. Caccamo, "Worst-case response time analysis of resource access models in multi-core systems," in DAC, S. S. Sapatnekar, Ed. ACM, 2010, pp. 332-337.
15. B. Akesson, A. Hansson, and K. Goossens, "Composable resource sharing based on latency-rate servers," in Euromicro Symposium on Digital Systems Design. IEEE, August 2009, pp. 547-555.
16. R. Pellizzoni and M. Caccamo, "Toward the predictable integration of real-time COTS based systems," in Real-Time Systems Symposium (RTSS), 2007.
17. N. Guan, M. Stigge, W. Yi, and G. Yu, "Cache-aware scheduling and analysis for multicores," in Proceedings of the seventh ACM international conference on Embedded software, ser. EMSOFT '09. New York, NY, USA: ACM, 2009, pp. 245-254. [Online]. Available: http://doi.acm.org/10.1145/1629335.1629369
18. J. Reineke, I. Liu, H. D. Patel, S. Kim, and E. A. Lee, "Pret dram controller: Bank privatization for predictability and temporal isolation," in CODES+ISSS '11: Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis. ACM, October 2011, pp. 99-108. [Online]. Available: http://chess.eecs.berkeley.edu/pubs/851. html
19. R. Wilhelm, C. Ferdinand, C. Cullmann, D. Grund, J. Reineke, and B. Triquet, "Designing predictable multicore architectures for avionics and automotive systems," in Workshop on Reconciling Performance with Predictability (RePP), 2009.
20. C. Cullmann, C. Ferdinand, G. Gebhard, D. Grund, C. Maiza, J. Reineke, B. Triquet, S. Wegener, and R. Wilhelm, "Predictability considerations in the design of multi-core embedded systems," Ingénieurs de l'Automobile, vol. 807, pp. 36-42, September 2010.
21. R. Wilhelm, D. Grund, J. Reineke, M. Schlickling, M. Pister, and C. Ferdinand, "Memory hierarchies, pipelines, and buses for future architectures in time-critical embedded systems," IEEE Trans. on CAD of Integrated Circuits and Systems, vol. 28, no. 7, pp. 966-978, 2009.