Leveraging multi-core computing architectures in avionics

Proceedings - 9th European Dependable Computing Conference, EDCC 2012

Volumn , Issue , 2012, Pages 132-143

  Nowotsch, Jan ^a   Paulitsch, Michael ^a  

^a AIRBUS GROUP INNOVATIONS   (Germany)

Author keywords

avionics; multi core; safety critical applications; worst case execution time

Indexed keywords

AVERAGE CASE; COMPUTING ARCHITECTURE; COMPUTING PLATFORM; CRITICAL APPLICATIONS; CRITICAL PATHS; CUTTING EDGES; EVALUATION RESULTS; EXECUTION TIME; MULTI CORE; MULTI-CORE COMPUTING; MULTI-CORE PLATFORMS; MULTICORE ARCHITECTURES; SAFETY CRITICAL APPLICATIONS; SHARED RESOURCES; WORST-CASE EXECUTION TIME;

AVIONICS; CONSUMER ELECTRONICS; SAFETY ENGINEERING;

COMPUTER ARCHITECTURE;

EID: 84864268974     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EDCC.2012.27     Document Type: Conference Paper

References (32)

1. P. Prisaznuk, "Integrated Modular Aionics," in Proc. of the IEEE National Aerospace and Electronics Conf. (NAECON), vol. Vol. 1, May 1992, pp. 39-45.
2. C. Watkins and R. Walter, "Transitioning from federated avionics architectures to Integrated Modular Avionics," in IEEE/AIAA 26th Digital Avionics Systems Conf. (DASC), Oct. 2007, pp. 2.A.1-1 - 2.A.1-10.
3. J. Lewis and L. Rierson, "Certification concerns with integrated modular avionics (IMA) projects," in 22nd Digital Avionics Systems Conf. (DASC), vol. 1, Oct. 2003, pp. 1.A.3 - 1.1-9 vol.1.
4. Aeronautical Radio, Inc., "ARINC 653: Avionics Application Software Standard Interface," Oct. 2003, 2551 Riva Road, Annapolis, MD 21401, U.S.A.
5. M. Morgan, "Integrated Modular Avionics for next generation commercial airplanes," IEEE Aerospace and Electronic Systems Magazine, vol. 6, no. 8, pp. 9-12, Aug. 1991.
6. ARP 4754: (Aerospace Recommended Practice) - certification considerations for highly integrated or complex aircraft systems, Society of Automotive Engineers (SAE), 2010.
7. RTCA, "DO-254/ED-80 - Design assurance guidance for airborne electronic hardware," RTCA, Inc, Tech. Rep., 19th April 2000.
8. EASA, "Certification memorandum - development assurance of airborne electronic hardware (Chapter 9)," Software & Complex Electronic Hardware section, European Aviation Safety Agency, CM EASA CM - SWCEH - 001 Issue 01, 11th Aug. 2011.
9. RTCA, "DO-178B/ED-12B - Software considerations in airborne systems and equipment certification," RTCA, Inc, Tech. Rep., 1st Dec. 1992.
10. R. Butler and G. Finelli, "The infeasibility of quantifying the reliability of life-critical real-time software," IEEE Transactions on Software Engineering, vol. 19, no. 1, pp. 3-12, Jan. 1993.
11. K. Hayhurst, D. Veerhusen, J. Chilenski, and L. Rierson, "A practical tutorial on modified condition decision coverage," NASA, Langley Research Center, Hampton, Virginia 23681, U.S.A., Tech. Rep. TM-2001-210876, May 2001.
12. K. Hoyme and K. Driscoll, "SAFEbus," 11th Digital Avionics Systems Conf., Oct. 1992.
13. R. Kaiser, "The PikeOS concept history and design," SYSGO White Paper, 2007.
14. Green Hills, "Safety-critical products: INTEGRITY-178B RTOS," http://www.ghs.com/products/safety critical/integrity-do-178b.html.
15. Wind River, "VxWorks 653 for Integrated Modular Avionics," Wind River White Paper, 2007.
16. R. Fuchsen, "How to address certification for multi-core based IMA platforms: Current status and potential solutions," in IEEE/AIAA 29th Digital Avionics Systems Conf. (DASC), Oct. 2010, pp. 5.E.3-1-5.E.3-11.
17. J. Littlefield-Lawwill and L. Kinnan, "System considerations for robust time and space partitioning in Integrated Modular Avionics," in IEEE/AIAA 27th Digital Avionics Systems Conf. (DASC), Oct. 2008, pp. 1.B.1-1 - 1.B.1-11.
18. T. Kelter, H. Falk, P. Marwedel, S. Chattopadhyay, and A. Roychoudhury, "Bus-aware multicore WCET analysis through TDMA offset bounds," in 23rd Euromicro Conf. on Real-Time Systems (ECRTS), July 2011, pp. 3-12.
19. R. Obermaisser, H. Kopetz, and C. Paukovits, "A cross-domain multiprocessor system-on-a-chip for embedded real-time systems," IEEE Transactions on Industrial Informatics, vol. 6, no. 4, pp. 548-567, Nov. 2010.
20. J. Barre, C. Rochange, and P. Sainrat, "An architecture for the simultaneous execution of hard real-time threads," Int. Conf. on Embedded Computer Systems: Architectures, Modeling, and Simulation, pp. 18-24, Nov. 2008.
21. S. Metzlaff, J. Mische, and T. Ungerer, "A real-time capable many-core model," 32nd IEEE Real-Time Systems Symposium, Nov. 2011.
22. M. Paolieri, E. Quinones, F. J. Cazorla, G. Bernat, and M. Valero, "Hardware support for WCET analysis of hard real-time multicore systems," 36th Int. Symposium on Computer Architecture, June 2009.
23. F. Boniol, H. Casse, E. Noulard, and C. Pagetti, "Deterministic execution model on COTS hardware," Proce. of the 25st Int. Conf. on Architecture of Computing Systems, Feb. 2012.
24. Y. Li, V. Suhendra, Y. Liang, T. Mitra, and A. Roychoudhury, "Timing analysis of concurrent programs running on shared cache multi-cores," 30th Real-Time Systems Symposium, Dec. 2009.
25. J. Yan and W. Zhang, "WCET analysis for multi-core processors with shared L2 instruction caches," in IEEE Real- Time and Embedded Technology and Applications Symposium, April 2008, pp. 80-89.
26. P. Crowley and J.-L. Baer, "Worst-case execution time estimation of hardware-assisted multithreaded processors," 2nd Workshop on Network Processors, 2003.
27. D. Hardy, T. Piquet, and I. Puaut, "Using bypass to tighten WCET estimates for multi-core processors with shared instruction caches," 30th IEEE Real-Time Systems Symposium, 2009.
28. P. Radojković, S. Girbal, A. Grasset, E. Quiñones, S. Yehia, and F. J. Cazorla, "On the evaluation of the impact of shared resources in multithreaded COTS processors in time-critical environments," ACM Transactions on Architecture and Code Optimization, Jan. 2012.
29. T. King, "Slack scheduling enhances multicore performance in safety-critical applications," DDC-I, EDN, Aug. 2011.
30. Honeywell, "Honeywell's DEOS operation system," http://ti.arc.nasa.gov/tech/rse/vandv/honeywell/.
31. J. Craveiro and J. Rufino, "Architecture, mechanisms and scheduling analysis tool for multicore time- and space-partitioned systems," ACM 23rd Euromicro Conf. on Real-Time Systems, 2011.
32. P. Radojković, V. Cakarevic, J. Verd, A. Pajuelo, R. Gioiosa, F. J. Cazorla, M. Nemirovsky, and M. Valero, "Measuring operating system overhead on CMT processors," Symposium on Computer Architecture and High Performance Computing, 2008.