Memory-centric scheduling for multicore hard real-time systems

Real-Time Systems

Volumn 48, Issue 6, 2012, Pages 681-715

  Yao, Gang ^a   Pellizzoni, Rodolfo ^b   Bak, Stanley ^a   Betti, Emiliano ^a   Caccamo, Marco ^a  

^a UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

^b UNIVERSITY OF WATERLOO   (Canada)

Author keywords

CPU memory co scheduling; Hard real time system; Memory centric scheduling; Multi core scheduling

Indexed keywords

CO-SCHEDULING; COARSE-GRAINED; EXECUTION TIME; HARD REAL-TIME; HARD REAL-TIME SYSTEMS; HARD REAL-TIME TASK; MEMORY ACCESS; MEMORY INTENSIVE TASKS; MEMORY RESOURCES; MULTI CORE; MULTI-CORE SYSTEMS; SCHEDULING POLICIES; SCHEDULING TECHNIQUES;

SCHEDULING; TIME DIVISION MULTIPLE ACCESS;

REAL TIME SYSTEMS;

EID: 84869096276     PISSN: 09226443     EISSN: None     Source Type: Journal    
DOI: 10.1007/s11241-012-9158-9     Document Type: Article

References (37)

1. Aeronautical Radio Inc. ARINC 653 specification. http://www.arinc.com/
2. Akesson B, Goossens K, Ringhofer M (2007) Predator: a predictable sdram memory controller. In: Proceedings of the 5th IEEE/ACM international conference on hardware/software codesign and system synthesis, CODES+ISSS'07, p. 9251-256
3. Alvarez M, Salami E, Ramirez A, Valero M (2005) A performance characterization of high definition digital video decoding using h. 264/avc. In: Proc. Of the IEEE international workload characterization symposium, Oct 2005
4. Anderson JH, Calandrino JM, Devi UMC (2006) Real-Time scheduling on multicore platforms. In: Proceedings of the 12th IEEE real-Time and embedded technology and applications symposium, p. 9179-190
5. Andersson B, Easwaran A, Lee J (2010) Finding an upper bound on the increase in execution time due to contention on the memory bus in cots-based multicore systems. ACM Sigbed Rev 7(1)
6. Audsley NC, Burns A, Richardson M, Tindell K, Wellings A (1993) Applying new scheduling theory to static priority preemptive scheduling. Softw Eng J 8(8):284-292
7. Bui BD, Caccamo M, Sha L, Martinez J (2008) Design and evaluation of a cache partitioned environment for real-Time embedded systems. In: Proceedings of the 14th IEEE international conference on embedded and real-Time computing systems and applications (RTCSA), KaoHsiung, Taiwan
8. Buttazzo G (1997) Hard real-Time computing systems: predictable scheduling algorithms and applications. Kluwer Academic, Boston
9. Calandrino JM, Anderson JH (2009) On the design and implementation of a cache-Aware multicore realtime scheduler. In: 2009 21st Euromicro conference on real-Time systems. IEEE, New York, p. 9194-204
10. Chattopadhyay S, Roychoudhury A, Mitra T (2010) Modeling shared cache and bus in multi-cores for timing analysis. In: Proceedings of the 13th international workshop on software & compilers for embedded systems. ACM, New York, p. 91-10
11. Davis RI, Burns A (2010, to appear) A survey of hard real-Time scheduling for multiprocessor systems. ACM Comput Surv
12. Edwards SA, Lee EA (2007) The case for the precision timed (PRET) machine. In: DAC'07: proceedings of the 44th annual design automation conference
13. Freescale P4080 website (2012). http://www.freescale.com
14. Guan N, Stigge M, YiW, Yu G (2009) Cache-Aware scheduling and analysis formulticores. In: Proceedings of the seventh ACM international conference on embedded software
15. Holman P, Anderson JH (2005) Adapting Pfair scheduling for symmetric multiprocessors. J Embed Comput 1(4):543-564
16. Jain R, Hughes CJ, Adve SV (2002) Soft real-Time scheduling on simultaneous multithreading processors. In: Proceedings of the real-Time systems symposium
17. Jayachandran P, Abdelzaher T (2008) Transforming distributed acyclic systems into equivalent uniprocessors under preemptive and non-preemptive scheduling. In: Proceedings of the 20th Euromicro conference on real-Time systems, Prague, Czech Republic, July 2008
18. Jayachandran P, Abdelzaher T (2010) Reduction-based schedulability analysis of distributed systems with cycles in the task graph. Real-Time Syst 46(1):121-151
19. Kato S, Yamasaki N (2006) Extended U-link scheduling to increase the execution efficiency for SMT realtime systems. In: Proceedings of the 12th IEEE international conference on embedded and real-Time computing systems and applications, p. 9373-377
20. Kato S, Ishikawa Y, (Raj) Rajkumar R (2011) Cpu scheduling and memory management for interactive real-Time applications. Real-Time Syst 47
21. Kenna CJ, Herman JL, Brandenburg BB, Mills AF, Anderson JH (2011) Soft real-Time on multiprocessors: are analysis-based schedulers really worth it? In: Real-Time systems symposium (RTSS), 2011 IEEE 32nd, Dec 2011
22. Lattner C, Adve V (2004) LLVM: a compilation framework for lifelong program analysis and transformation. In: Proc. Of the international symposium of code generation and optimization, San Jose, CA, USA, Mar 2004
23. Li Y, Suhendra V, Liang Y, Mitra T, Roychoudhury A (2009) Timing analysis of concurrent programs running on shared cache multi-cores. In: 30th IEEE real-Time systems symposium. IEEE, New York, p. 957-67
24. Liu CL, Layland JW(1973) Scheduling algorithms for multiprogramming in a hard-real-Time environment. J Assoc Comput Mach 20(1)
25. Paolieri M, Quinones E, Cazorla FJ, Valero M (2009) An analyzable memory controller for hard real-Time CMPs. IEEE Embedded Syst Lett 1(4)
26. Paolieri M, Quinones E, Cazorla FJ, Bernat G, Valero M (2009) Hardware support for wcet analysis of hard real-Time multicore systems. In: Proceedings of the international symposium on computer architecture (ISCA)
27. Pellizzoni R, Betti E, Bak S, Yao G, Criswell J, Caccamo M, Kegley R (2011) A predictable execution model for cots-based embedded system. In: Proceedings of the 17th IEEE real-Time and embedded technology and applications symposium, Chicago, IL, USA, April 2011
28. Pellizzoni R, Schranzhofer A, Chen J-J, Caccamo M, Thiele L (2010) Worst case delay analysis for memory interference in multicore systems. In: Proceedings of design, automation and test in Europe (DATE), Dresden, Germany, Mar 2010
29. Pellizzoni R, Bui BD, Caccamo M, Sha L (2008) Coscheduling of CPU and I/O transactions in COTSbased embedded systems. In: Proceedings of the 2008 real-Time systems symposium, Washington, DC, USA. IEEE Computer Society, Los Alamitos, p. 9221-231
30. Pike J (2009) Hh-60g pave hawk. www.globalsecurity.org/military/systems/ aircraft/hh-60g.htm
31. Poovey JA, Conte TM, Levy M, Gal-On S (2009) A benchmark characterization of the eembc benchmark suite. IEEE MICRO 29(5):18-29
32. Reineke J, Grund D, Berg C,Wilhelm R (2007) Timing predictability of cache replacement policies. Real-Time Syst 37(2)
33. Rosen J, Eles P, Andrei A, Peng Z (2007) Bus access optimization for predictable implementation of realtime applications on multiprocessor systems-on-chip. In: Proceedings of the 28th IEEE real-Time system symposium, December 2007
34. Schliecker S, Negrean M, Ernst R (2010) Bounding the shared resource load for the performance analysis of multiprocessor systems. In: Proceedings of the conference on design, automation and test in Europe, p. 9759-764
35. Schranzhofer A, Chen JJ, Thiele L (2010) Timing analysis for TDMA arbitration in resource sharing systems. In: 16th IEEE real-Time and embedded technology and applications symposium, p. 9215-224
36. Whitham J, Audsley N (2009) Implementing time-predictable load and store operations. In: Proc. Of the intl. conf. On embedded systems (EMSOFT), Grenoble, France, Oct 2009
37. Yang T, Liu T, Berger ED, Kaplan SF, Moss JEB (2008) Redline: first class support for interactivity in commodity operating systems. In: Proceedings of the 8th USENIX conference on operating systems design and implementation, OSDI'08, p. 973-86